

# **Allwinner R8 Datasheet**

Version 1.2

Mar. 07, 2015



## **REVISION HISTORY**

Version Date		Description	
1.0	Dec.17, 2014	Initial release version	
1.1	Jan.10, 2015	Correct video engine feature	
1.2	Mar.07,2015	Correct Power up/down Specifications	



### **DECLARATION**

THIS R8 DATASHEET IS THE ORIGINAL WORK AND COPYRIGHTED PROPERTY OF ALLWINNER TECHNOLOGY ("ALLWINNER"). REPRODUCTION IN WHOLE OR IN PART MUST OBTAIN THE WRITTEN APPROVAL OF ALLWINNER AND GIVE CLEAR ACKNOWLEDGEMENT TO THE COPYRIGHT OWNER.

THE INFORMATION FURNISHED BY ALLWINNER IS BELIEVED TO BE ACCURATE AND RELIABLE. ALLWINNER RESERVES THE RIGHT TO MAKE CHANGES IN CIRCUIT DESIGN AND/OR SPECIFICATIONS AT ANY TIME WITHOUT NOTICE. ALLWINNER DOES NOT ASSUME ANY RESPONSIBILITY AND LIABILITY FOR ITS USE. NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THE THIRD PARTIES WHICH MAY RESULT FROM ITS USE. NO LICENSE IS GRANTED BY IMPLICATION OR OTHERWISE UNDER ANY PATENT OR PATENT RIGHTS OF ALLWINNER. THIS DATASHEET NEITHER STATES NOR IMPLIES WARRANTY OF ANY KIND, INCLUDING FITNESS FOR ANY PARTICULAR APPLICATION.

THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT. CUSTOMERS SHALL BE SOLELY RESPONSIBLE TO OBTAIN ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES. ALLWINNER SHALL NOT BE LIABLE FOR ANY LICENCE FEE OR ROYALTY DUE IN RESPECT OF ANY REQUIRED THIRD PARTY LICENCE. ALLWINNER SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS COVERED UNDER ANY REQUIRED THIRD PARTY LICENCE.



## **TABLE OF CONTENTS**

RE	VISION HISTORY		2
DE	CLARATION		3
TAI	BLE OF CONTENTS		4
1.	OVERVIEW		6
	2.2. GPU		7
	2.3. Video Engine		7
	2.4. Display Subsy	rstem	7
	2.5. Image Subsys	tem	7
	2.6. Memory Sub	system	8
	2.7. System Perip	heral	8
	2.8. Security Syste	em	8
	2.9. External Peri	pherals	8
	2.10. Package		8
3.	BLOCK DIAGRAM		9
4.	PIN DESCRIPTION		10
	4.1. Pin Character	istics	10
	4.2. GPIO Multiple	exing Functions	18
	4.3. Power and M	iscellaneous Signals	20
	4.3.1. Po	wer Domain Signal Description	20
	4.3.2. Mi	scellaneous Signal Description	21
5.	ELECTRICAL CHAF	RACTERISTICS	23
	5.1. Absolute Ma	kimum Ratings	23
	5.2. Recommende	ed Operating Conditions	23



		reciii		R8		
	5.3.	. DC Electr	ical Characteristics	23		
	5.4.	. Oscillator	Electrical Characteristics	24		
	5.5.	. Power up	/down and Reset Specifications	24		
		5.5.1.	Power Up Sequence Requirements	24		
		5.5.2.	Power Up Reset Sequence Requirements	25		
		5.5.3.	Resume Power Up Sequence from Super Standby Mode	25		
		5.5.4.	Power Down Sequence Requirements	26		
6.	PIN	ASSIGNM	ENT	28		
	6.1.	.1. PIN MAP				
	6.2.	. Package o	dimension	29		



## 1. OVERVIEW

R8 is designed to provide a low-power capabilities and high performance application processor available in eLQFP176 package, which integrates an ARM Cortex<sup>TM</sup>-A8 that implements the ARM architecture V7-A with supporting numerous popular peripherals.

The processor integrates fully hardware implemented Video Engine, which enables H.264 encoding by 720p@30fps and multi-formats decoding by 1080p@30fps, and Graphic engine, which provides 3-D graphics acceleration, as well as audio codec to reduce the total system cost and to enhance the end-user's experience.

To reduce the BOM costs, the processor is packed with connectivity options including UART, SPI,UART,USB port, CIR,CMOS Sensor Interface and LCD controller etc. Also the R8 interfaces to lower cost memories like nand flash ,DDR2/DRR3 for the optimal performance and supports booting from nand flash or eMMC.

As the brains of Android 4.2, the processor makes multitasking smoother, apps loading more quickly, and anything you touch responds instantly. The processor is an ideal platform to develop a portfolio smart end devices based on hardware design.

### **Applications:**

- Gaming peripherals
- E-book
- Audio playback
- Video boombox
- IoT Module



### 2. FEATURE

### 2.1. CPU

- ARM Cortex<sup>TM</sup>-A8 Core
- ARMv7 Instruction set plus Thumb-2 Instruction Set
- 32KB Instruction Cache and 32KB Data Cache
- 256KB L2 Cache
- NEON<sup>TM</sup> SIMD Coprocessor
- RCT JAVA-Accelerations to optimize just in time(JIT) and dynamitic adaptive compilation(DAC), and reduces memory footprint up to three times

### 2.2. GPU

- 3D Graphic Engine
- Support Open GL ES 1.1/2.0 and open VG 1.1

## 2.3. Video Engine

### **Video Decoding**

- Support multi-format video decoding, including VP6/8, AVS, H.264, H.263, MPEG-1/2/4, etc
- Up to 1080p@30fps resolution in all formats

### **Video Encoding**

- Support encoding in H.264 MP format
- Up to 720p@30fps resolution

## 2.4. Display Subsystem

### **Display Processing Ability**

- Four moveable and size-adjustable layers
- Support multi-format image input
- Support image enhancement processor
- Support Alpha blending /anti-flicker
- Support Hardware cursor
- Support output color correction (luminance / hue / saturation etc)

### **Display Output Ability**

• LCD interface (CPU / Sync RGB)

## 2.5. Image Subsystem

- Support 8bit CMOS sensor parallel interface
- Support CCIR656 protocol for NTSC and PAL



## 2.6. Memory Subsystem

#### **SDRAM**

- Compatible with JEDEC standard DDR2 /DDR3 SDRAM
- Support clock frequency up to 400MHz
- 16-bits bus width
- Memory capacity up to 512MB

#### **NAND Flash**

- Up to 2 chip selects
- 8-bit data bus width
- Up to 64-bit ECC per 1024 bytes
- Support 1024,2048,4096,8192,16K bytes size per page
- Support SLC/MLC/TLC NAND

### 2.7. System Peripheral

- 8-ch normal DMA and 8-ch dedicated DMA
- Internal 48K SRAM on chip
- 6 asynchronic timers, 2 synchronic timers, 1 watchdog, and 2 AVS counters

### 2.8. Security System

#### **Crypto Engine**

- Support Symmetrical algorithm: AES,DES,TDES
- Support Hash algorithm: MD5,SHA1
- Support 160-bits hardware PRNG with 175-bits seed

### **Security ID**

Support 128-bits EFUSE for chip ID

## 2.9. External Peripherals

- One USB 2.0 OTG controller for general application and one USB EHCI/OHCI controller for host application
- Two high-speed memory controllers supporting SD version 3.0 and eMMC version 4.3
- Four UARTs(all with Infrared data Association[IrDA])
- Three SPI controllers(master/slave mode)
- Three Two-Wire Interfaces(TWI)
- IR controller supporting CIR remoter
- 6-bit LRADC for line control
- Internal 4-wire touch panel controller with pressure sensor and 2-point touch
- Internal 24-bit Audio Codec for 2-Ch headphone and 1-Ch microphone
- PWM controller

## 2.10. Package

eLQFP176 package



## 3. BLOCK DIAGRAM

Figure 3-1 shows the block diagram of the R8.




Figure 3-1. R8 Block Diagram



## 4. PIN DESCRIPTION

### 4.1. PIN CHARACTERISTICS

Table 4-1 lists the characteristics of R8 Pins from the following aspects: BALL#, Pin Name,Type, Reset State, Default Pull Up/Down, and Buffer Strength.

Table 4-1. Pin Characteristics

No.	Pin Name	Туре	Reset State	Pull Up/Down	Buffer Strength
1	NRE	0			
1	PC5				
2	NCE0	0		Pull-up	
2	PC4				
	NCE1	0		Pull-up	
3	SPIO_CSO				
	PC3				
4	VDD1_CPU	PWR			
5	VCC1	PWR			
	NCLE	0			
6	SPIO_CLK				
	PC2				
	NALE	0			
7	SPI0_MISO				
	PC1				
	NWE	0			
8	SPI0_MOSI				
	PC0				
9	VDD2_CPU	PWR			
10	PB10	I/O			
10	EINT24				
11	VDD3_CPU	PWR			
	PG9	1/0			
12	SPI1_CS0				
14	UART3_TX				
	EINT9				
13	PG10	1/0			



I	SPI1_CLK	1	I	1	Pin Des
	UART3_RX				
	EINT10				
		I/O			
	PG11	1/0			
14	SPI1_MOSI				
	UART3_CTS				
	EINT11				
	PG12	I/O			
15	SPI1_MISO				
	UART3_RTS				
	EINT12				
16	VDD4_CPU	PWR			
17	DZQ	Α			
18	SVREF	Р			
19	DDR3_D4	I/O			
20	DDR3_D6	I/O			
21	DDR3_D2	I/O			
22	DDR3_D0	I/O			
23	VCC1_DRAM	PWR			
24	DDR3_D11	I/O			
25	DDR3_D9	I/O			
26	DDR3_D13	I/O			
27	DDR3_D15	I/O			
28	DDR3_DM1	0			
29	DDR3_DM0	0			
30	VCC2_DRAM	PWR			
31	DDR3_DQS0	I/O			
32	DDR3_DQS0_N	I/O			
33	DDR3_DQS1	I/O			
34	DDR3_DQS1_N	I/O			
35	VDD1_INT	PWR			
36	DDR3_D12	I/O			
37	DDR3_D8	1/0			
38	DDR3_D14	1/0			
39	DDR3_D10	I/O			
40	DDR3_D1	I/O			
41	DDR3_D3	I/O			
	•			·	



	recrinology				Pin Desc
42	DDR3_D7	1/0			
43	VCC3_DRAM	PWR			
44	DDR3_D5	1/0			
45	DDR3_CK	0			
46	DDR3_CK_N	0			
47	DDR3_CKE	0			
48	DDR3_A10	0			
49	DDR3_BA1	0			
50	DDR3_A12	0			
51	DDR3_A4	0			
52	DDR3_A1	0			
53	VCC4_DRAM	PWR			
54	DDR3_A6	0			
55	DDR3_A8	0			
56	DDR3_A11	0			
57	DDR3_A14	0			
58	DDR3_RAS	0			
59	DDR3_CAS	0			
60	DDR3_WE	0			
61	DDR3_BA2	0			
62	VCC5_DRAM	PWR			
63	DDR3_BA0	0			
64	DDR3_A0	0			
65	DDR3_A3	0			
66	DDR3_A2	0			
67	DDR3_A5	0			
68	DDR3_A13	0			
69	DDR3_A9	0			
70	DDR3_RST	0			
71	DDR3_A7	0			
72	DDR3_ODT	0			
73	VDD2_INT	PWR			
74	HPOUTL	0			
75	НРВР	0			
76	V33_HP	PWR			
77	НРСОМ	0			
78	HPOUTR	0			
	1	1	1	1	l



	100111101097			Pin Des
79	AGND	GND		
80	VRP	Α		
81	AVCC	PWR		
82	VRA2	А		
83	VRA1	Α		
84	MICIN1	I		
85	VMIC	PWR		
86	LRADC	1		
87	TPX2	1		
88	TPY2	1		
89	TPX1	1		
90	TPY1	1		
91	X24MOUT	AO		
92	X24MIN	Al		
93	UDM0	AIO		
94	UDP0	AIO		
95	UDM1	AIO		
96	UDP1	AIO		
97	V33_USB	PWR		
98	VDD3-INT	PWR		
99	NC			
100	VCC2	PWR		
101	TWI0-SCK	I/O		
101	PB0			
102	TWI0-SDA	I/O		
102	PB1			
103	PB2/EINT16	I/O		
104	PB4/EINT18	I/O		
105	PB15	I/O		
106	PB16	I/O		
107	SDC0_D1	I/O		
107	PF0			
108	SDC0_D0	1/0		
108	PF1			
109	VDD4_INT	PWR		
110	SDC0_CLK	0		
110	PF2			
<u> </u>	1		1	1



111   SDC0_CMD		recrimology			Pin Des
PF3   SDC0_D3	111	SDC0_CMD	1/0		
112   PF4	111	PF3			
PF4   SDC0_D2	112	SDC0_D3	I/O		
113   PF5	112	PF4			
PF5	112	SDC0_D2	I/O		
SPI2_CSO	113	PF5			
EINT14 PE0  CSI_MCLK O SPI2_CLK EINT15 PE1  CSS_HSYNC I SPI2_MOSI PE2  CSI_VSYNC I SPI2_MISO PE3  CSI_D0 I SDC2_D0 PE4  CSI_D1 IPE5  CSI_D2 I SDC2_D1 PE5  CSI_D2 I SDC2_D2 PE6  CSI_D3 I SDC2_D3 PE7  CSI_D4 I SDC2_D3 PE7  CSI_D4 I SDC2_D3 PE7  CSI_D4 I SDC2_D3 PE7  CSI_D4 I SDC2_CMD PE8  CSI_D5 I SDC2_CMD PE8  CSI_D5 I SDC2_CMD PE8  CSI_D5 I SDC2_CMD PE8  CSI_D5 I SDC2_CMD PE8  CSI_D4 I SDC2_CMD PE8  CSI_D5 I SDC2_CMD PE8		CSI_PCLK	1		
EINT14	111	SPI2_CS0			
CSI_MCLK	114	EINT14			
SPI2_CLK		PE0			
EINT15		CSI_MCLK	0		
EINT15 PE1  CSI_HSYNC	115	SPI2_CLK			
CSI_HSYNC	113	EINT15			
SPI2_MOSI		PE1			
PE2		CSI_HSYNC	I		
CSI_VSYNC	116	SPI2_MOSI			
SPI2_MISO		PE2			
PE3  CSI_D0		CSI_VSYNC	I		
CSI_D0	117	SPI2_MISO			
SDC2_D0		PE3			
PE4		CSI_D0	I		
CSI_D1	118	SDC2_D0			
SDC2_D1		PE4			
PES  CSI_D2  I		CSI_D1	I		
CSI_D2	119	SDC2_D1			
SDC2_D2		PE5			
PE6  CSI_D3  I  SDC2_D3  PE7  CSI_D4  I  SDC2_CMD  PE8  CSI_D5  I  CSI_D5  I		CSI_D2	I		
CSI_D3	120	SDC2_D2			
121 SDC2_D3 PE7  CSI_D4 I  122 SDC2_CMD PE8  CSI_D5 I		PE6			
PE7  CSI_D4		CSI_D3	I		
CSI_D4	121	SDC2_D3			
122 SDC2_CMD PE8 CSI_D5 I		PE7			
PE8		CSI_D4	I		
CSI_D5 I	122	SDC2_CMD			
123		PE8			
SDC2_CLK	122	CSI_D5	I		
	123	SDC2_CLK			



	recrinology				Pin Desc
	PE9				
	CSI_D6	1			
124	UART1_TX				
	PE10				
	CSI_D7	1			
125	UART1_RX				
	PE11				
126	LCD_VSYNC	1/0			
120	PD27				
127	LCD_HSYNC	1/0			
12,	PD26				
128	LCD_DE	0			
120	PD25				
129	LCD_CLK	0			
123	PD24				
130	LCD_D23	0			
130	PD23				
131	LCD_D22	0			
131	PD22				
132	LCD_D21	0			
132	PD21				
133	LCD_D20	0			
133	PD20				
134	LCD_D19	0			
154	PD19				
135	LCD_D18	0			
133	PD18				
136	LCD_D15	0			
130	PD15				
137	LCD_D14	0			
137	PD14				
138	LCD_D13	0			
130	PD13				
139	LCD_D12	0			
133	PD12				
140	LCD_D11	0			
140	PD11				
			i .	i .	



	recrimology			Pin De:
141	LCD_D10	0		
141	PD10			
142	VCC3	PWR		
143	LCD_D7	0		
143	PD7			
144	LCD_D6	0		
144	PD6			
145	LCD_D5	0		
143	PD5			
146	LCD_D4	0		
140	PD4			
147	LCD_D3	0		
147	PD3			
148	LCD_D2	0		
140	PD2			
149	VDD5_INT	PWR		
150	PB3	I/O		
150	EINT17			
	PG4	I/O		
151	UART1_RX			
	EINT4			
	PG3	I/O		
152	UART1_TX			
	EINT3			
152	PG2	I/O		
153	EINT2			
454	PG1	I/O		
154	EINT1			
455	PG0	I/O		
155	EINTO			
156	VDD5_CPU	PWR		
157	UBOOT	1	Pull-up	
158	NMI_N	1	No pull	
159	RESET_N	I		
160	PB18	1/0		
161	PB17	I/O		
162	NDQS	I/O		
1				



	PC19			
163	VCC4	PWR		
164	VDD6_CPU	PWR		
	NDQ7	1/0		
165	SDC2_D7			
	PC15			
	NDQ6	1/0		
166	SDC2_D6			
	PC14			
	NDQ5	1/0		
167	SDC2_D5			
	PC13			
	NDQ4	1/0		
168	SDC2_D4			
	PC12			
169	VDD7_CPU	PWR		
	NDQ3	1/0		
170	SDC2_D3			
	PC11			
	NDQ2	1/0		
171	SDC2_D2			
	PC10			
	NDQ1	1/0		
172	SDC2_D1			
	PC9			
173	VDD8_CPU	PWR		
	NDQ0	1/0		
174	SDC2_D0			
	PC8			
	NRB1	I	Pull-up	
175	SDC2_CLK			
	PC7			
	NRB0	1	Pull-up	
176	SDC2_CMD			
	PC6			

#### Notes:

- 1) **Pin Number:** Ball numbers on the bottom side associated with each signals on the bottom.
- 2) Pin Name: Names of signals multiplexed on each pin No. (also notice that the name of the pin is the signal name in



function 0);

3) **Type:** signal direction

I : Input O:Output

I/O: Input/Output

A:Analog

AIO: Analog Input/Output

PWR: Power GND: Ground

4) Pin Reset State: The state of the terminal at reset (power up)

0: The buffer drives VOL(pull down/pull up resistor not activated)

0(PD): The buffer drives VOL with an active pull down resistor.

1: The buffer drives VOH (pull down/pull up resistor not activated).

1(PU): The buffer drives  $\ensuremath{V_{\text{OH}}}$  with an active pull up resistor.

Z: High-impedance

L: High-impedance with an active pull down resistor

H: High-impedance with an active pull up resistor

5) Pull Up/Down: Denotes the presence of an internal pull up or pull down resister

Pull up and pull down resistor can be enabled or disabled via software

- 6) **Buffer Strength:** Drive strength of the associated output buffer.
- 7) Note that the P[B:G] in the following table stands for GPIO [B:G]

### 4.2. GPIO MULTIPLEXING FUNCTIONS

The following table provides a description of the R8 GPIO multiplexing functions.

Table 4-2. Multiplexing Functions

Port	Multi0	Multi1	Multi2	Multi3	Multi4	Multi5	Multi6
PB0	Input	Output	TWI0_SCK				
PB1	Input	Output	TWI0_SDA				
PB2	Input	Output	PWM				EINT16
PB3	Input	Output	IR_TX				EINT17
PB4	Input	Output	IR_RX				EINT18
PB10	Input	Output	SPI2_CS1				EINT24
PB15	Input	Output	TWI1_SCK				
PB16	Input	Output	TWI1_SDA				
PB17	Input	Output	TWI2_SCK				
PB18	Input	Output	TWI2_SDA				
PC0	Input	Output	NWE	SPI0_MOSI			
PC1	Input	Output	NALE	SPI0_MISO			
PC2	Input	Output	NCLE	SPIO_CLK			
PC3	Input	Output	NCE1	SPIO_CS0			
PC4	Input	Output	NCE0				
PC5	Input	Output	NRE				
PC6	Input	Output	NRB0	SDC2_CMD			



Pin Description

		•				Pin Description
PC7	Input	Output	NRB1	SDC2_CLK		
PC8	Input	Output	NDQ0	SDC2_D0		
PC9	Input	Output	NDQ1	SDC2_D1		
PC10	Input	Output	NDQ2	SDC2_D2		
PC11	Input	Output	NDQ3	SDC2_D3		
PC12	Input	Output	NDQ4	SDC2_D4		
PC13	Input	Output	NDQ5	SDC2_D5		
PC14	Input	Output	NDQ6	SDC2_D6		
PC15	Input	Output	NDQ7	SDC2_D7		
PC19	Input	Output	NDQS			
PD2	Input	Output	LCD_D2	UART2_TX		
PD3	Input	Output	LCD_D3	UART2_RX		
PD4	Input	Output	LCD_D4	UART2_CTS		
PD5	Input	Output	LCD_D5	UART2_RTS		
PD6	Input	Output	LCD_D6	ECRS		
PD7	Input	Output	LCD_D7	ECOL		
PD10	Input	Output	LCD_D10	ERXD0		
PD11	Input	Output	LCD_D11	ERXD1		
PD12	Input	Output	LCD_D12	ERXD2		
PD13	Input	Output	LCD_D13	ERXD3		
PD14	Input	Output	LCD_D14	ERXCK		
PD15	Input	Output	LCD_D15	ERXERR		
PD18	Input	Output	LCD_D18	ERXDV		
PD19	Input	Output	LCD_D19	ETXD0		
PD20	Input	Output	LCD_D20	ETXD1		
PD21	Input	Output	LCD_D21	ETXD2		
PD22	Input	Output	LCD_D22	ETXD3		
PD23	Input	Output	LCD_D23	ETXEN		
PD24	Input	Output	LCD_CLK	ETXCK		
PD25	Input	Output	LCD_DE	ETXERR		
PD26	Input	Output	LCD_HSYNC	EMDC		
PD27	Input	Output	LCD_VSYNC	EMDIO		
PE0	Input		TS_CLK	CSI_PCLK	SPI2_CS0	EINT14
PE1	Input		TS_ERR	CSI_MCLK	SPI2_CLK	EINT15
PE2	Input		TS_SYNC	CSI_HSYNC	SPI2_MOSI	
PE3	Input	Output	TS_DVLD	CSI_VSYNC	SPI2_MISO	



	chnology					Pin Description
PE4	Input	Output	TS_D0	CSI_D0	SDC2_D0	
PE5	Input	Output	TS_D1	CSI_D1	SDC2_D1	
PE6	Input	Output	TS_D2	CSI_D2	SDC2_D2	
PE7	Input	Output	TS_D3	CSI_D3	SDC2_D3	
PE8	Input	Output	TS_D4	CSI_D4	SDC2_CMD	
PE9	Input	Output	TS_D5	CSI_D5	SDC2_CLK	
PE10	Input	Output	TS_D6	CSI_D6	UART1_TX	
PE11	Input	Output	TS_D7	CSI_D7	UART1_RX	
PF0	Input	Output	SDC0_D1		JTAG_MS1	
PF1	Input	Output	SDC0_D0		JTAG_DI1	
PF2	Input	Output	SDC0_CLK		UARTO_TX	
PF3	Input	Output	SDC0_CMD		JTAG_DO1	
PF4	Input	Output	SDC0_D3		UARTO_RX	
PF5	Input	Output	SDC0_D2		JTAG_CK1	
PG0	Input		GPS_CLK			EINTO
PG1	Input		GPS_SIGN			EINT1
PG2	Input		GPS_MAG			EINT2
PG3	Input	Output			UART1_TX	EINT3
PG4	Input	Output			UART1_RX	EINT4
PG9	Input	Output	SPI1_CS0	UART3_TX		EINT9
PG10	Input	Output	SPI1_CLK	UART3_RX		EINT10
PG11	Input	Output	SPI1_MOSI	UART3_CTS		EINT11
PG12	Input	Output	SPI1_MISO	UART3_RTS		EINT12

### Note:

PEO/PE1/PE2/PG0/PG1/PG2 are for input only.

### 4.3. POWER AND MISCELLANEOUS SIGNALS

Many signals are available on multiple pins according to the software configuration of the multiplexing options.

- 1) Signal Name: The signal name
- 2) Description: Description of the signal
- 3) Type: Pin type for this specific function:
  - I: Input
  - O: Output
  - Z: High-impedance
  - A: Analog
  - PWR: Power
  - GND: Ground
- 4) Pin #: Associated ball(s) number

## 4.3.1. Power Domain Signal Description



Table 4-3. Power Domain Signal Description

Signal Name	Description	Pin Name	Pin No.
Audio DAC Pow	er		
V33_HP	Headphone Power Supply	V33_HP	76
Audio ADC Pow	er	<b>,</b>	1
VMIC	Microphone ADC Power Supply	VMIC	85
USB Power		•	<u>,                                      </u>
V33_USB	USB Power Supply	UVCC	97
IO Power		-	1
VCC	IO Power Supply	VCC(4)	5/100/163/142
CPU Power	<u> </u>	I	
VDD_CPU	CPU Power Supply	VDD2(8)	4/9/11/16/156/164/16 9/173
System Power		l	
VDD_INT	System Power Supply	VDD_INT(5)	35/73/98/109/149
DRAM Power			
VCC_DRAM	DRAM Power Supply	VCC(5)	23/30/43/53/62
Analog Power			
AVCC	Analog Power Supply	AVCC	81
AGND	Analog Ground	AGND	79

## 4.3.2. Miscellaneous Signal Description

Table 4-4. Miscellaneous Signal Description

Signal	Description	Туре	Pin Name	Pin No.
Clock				
X24MIN	Main 24MHz crystal Input for internal OSC	Al	X24MIN	92
X24MOUT	Main 24MHz crystal Output for internal OSC	AO	X24MOUT	91
Reset		·		
RESET_N	System Reset	1	RESET_N	159
FIQ		·		
NMI_N	External Fast Interrupt Request	1	NMI_N	158
Boot	1	1	-1	
UBOOT	Boot Mode	I	BOOT	157





Others				
VRP	Reference voltage	AO	VRP	80
VRA1	Reference voltage	AO	VRA1	83
VRA2	Reference voltage	AO	VRA2	82



## 5. ELECTRICAL CHARACTERISTICS

### 5.1. ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Table 5-1 specifies the absolute maximum ratings over the operating junction temperature range of commercial and extended temperature devices. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this standard may damage to the device.

Table 5-1. Absolute Maximum Ratings

Symbol	Parameter	MIN	Max	Unit
I <sub>I/O</sub>	In/Out current for input and output	-40	40	mA
VCC	Supply Voltage for I/O	-0.3	3.6	V
VDD_INT	Supply Voltage for Internal Digital Logic	-0.3	1.4	V
VDD_CPU	Supply Voltage for CPU	-0.3	1.4	V
AVCC	Supply Voltage for Analog Part	-0.3	3.6	V
VCC_DRAM	Supply Voltage for DRAM Part	-0.3	1.98	V
V33_USB	Supply Voltage for USB PHY	-0.3	3.6	V
V33_HP	Supply Voltage for Headphone	-0.3	3.6	V
T <sub>STG</sub>	Storage Temperature	-40	125	°C

### 5.2. RECOMMENDED OPERATING CONDITIONS

All R8 modules are used under the operating Conditions contained in Table 5-2.

Table 5-2. Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
Та	Ambient Operating Temperature	-20	-	+70	°C
VCC	Supply Voltage for I/O	1.7	1.8~3.3	3.6	V
VDD_INT	Supply Voltage for Internal Digital Logic	1.1	1.2	1.3	V
VDD_CPU	Supply Voltage for CPU	1.1	1.2	1.3	V
AVCC	Supply Voltage for Analog Part	2.7	3.0	3.3	V
VCC DRAM	Supply Voltage for DDR2	1.7	1.8	1.9	V
VCC_DITAIVI	Supply Voltage for DDR3	1.425	1.5	1.575	V
V33_USB	Supply Voltage for USB PHY	3.0	3.3	3.45	V

### **5.3. DC ELECTRICAL CHARACTERISTICS**

Table 5-3 summarizes the DC electrical characteristics of R8.

Table 5-3. DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Unit



V <sub>IH</sub>	High-Level Input Voltage	0.7 * VCC	-	VCC + 0.3	V
V <sub>IL</sub>	Low-Level Input Voltage	-0.3	-	0.3 * VCC	V
R <sub>PU</sub>	Input pull-up resistance	50	100	150	ΚΩ
R <sub>PD</sub>	Input pull-down resistance	50	100	150	ΚΩ
I <sub>IH</sub>	High-Level Input Current	-	-	10	uA
I <sub>IL</sub>	Low-Level Input Current	-	-	10	uA
V <sub>OH</sub>	High-Level Output Voltage	VCC -0.2	-	VCC	V
V <sub>OL</sub>	Low-Level Output Voltage	0	-	0.2	V
l <sub>oz</sub>	Tri-State Output Leakage Current	-10	-	10	uA
C <sub>IN</sub>	Input Capacitance	-	-	5	pF
C <sub>OUT</sub>	Output Capacitance	-	-	5	pF

### 5.4. OSCILLATOR ELECTRICAL CHARACTERISTICS

R8 contains one 24.000MHz oscillator.

The 24.000MHz frequency is used to generate the main source clock for PLL and the main digital blocks,the clock is provided through X24MIN.Table 5-4 lists the 24.000MHz crystal specifications.

Table 5-4. 24MHz Crystal Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
1/(t <sub>CPMAIN</sub> )	Crystal Oscillator Frequency Range	_	24.000	_	MHz
t <sub>ST</sub>	Startup Time	-	-	-	ms
	Frequency Tolerance at 25 °C	-50	_	+50	ppm
	Oscillation Mode	Fundame	ntal		-
	Maximum change over temperature range	-50	_	+50	ppm
P <sub>ON</sub>	Drive level	-	-	300	uW
C <sub>L</sub>	Equivalent Load capacitance	12	18	22	pF
R <sub>S</sub>	Series Resistance(ESR)	_	25	-	Ω
	Duty Cycle	30	50	70	%
C <sub>M</sub>	Motional capacitance	-	-	-	pF
C <sub>SHUT</sub>	Shunt capacitance	5	6.5	7.5	pF
R <sub>BIAS</sub>	Internal bias resistor	0.4	0.5	0.6	ΜΩ

## 5.5. POWER UP/DOWN AND RESET SPECIFICATIONS

The section provides information about the R8 power up and power down sequence requirements.

### **5.5.1. Power Up Sequence Requirements**

These requirements must be applied to meet the R8 device power-up requirements (system power off to power on).

• Power up all domains simultaneously.

Figure 5-1 shows the power up sequence.




Figure 5-1. Power Up Sequence

### 5.5.2. Power Up Reset Sequence Requirements

The device has a system reset signal to reset the board. When asserted, the following steps give an example of power up reset sequence supported by the R8 device.

- AVCC ,VDD\_CPU and VCC\_DRAM can be powered up simultaneously.
- VDD\_INT can be powered up after VDD\_CPU is powered up, the time difference is T1ms.
- VCC can be powered up after VDD\_INT is powered up, the time difference is T2ms.




Figure 5-2. Power Up Reset Sequence

### 5.5.3. Resume Power Up Sequence from Super Standby Mode

To resume a power up sequence when the device is in Super Standby mode:

- VCC\_DRAM and AVCC remains powered up always.
- VDD\_CPU can be powered up firstly.
- VDD\_INT can be powered up after VDD\_CPU is powered up, the time difference is T1ms.
- VCC can be powered up after VDD\_INT is powered up, the time difference is T2ms.




Figure 5-3. Exit Super Standby and Resume Power Up Sequence

### 5.5.4. Power Down Sequence Requirements

To reduce power consumption, the R8 can be partially powered down. The section lists the power down requirements in each mode. In Super Standby mode,

- VCC DRAM and AVCC must be kept powered up.
- VDD\_CPU,VDD\_INT and VCC are powered down simultaneously.
- VCC voltage fall time is more longer than VDD\_INT.




Figure 5-4. Power Down and Enter Super Standby Sequence

Figure 5-5 gives an example of the power-down sequence supported by the R8 device.

- VDD\_CPU,VDD\_INT and VCC are powered down simultaneously.
- VCC\_DRAM and AVCC can be powered down after delay 16ms.
- VCC voltage fall time is more longer than VDD\_INT.




Figure 5-5. Power Down Sequence



## 6. PIN ASSIGNMENT

### **6.1. PIN MAP**

The following pin maps show the top views of the 176-pin eLQFP package.


Column   C			172	173	72	170	168	167	165	164	162	161	160	158	157	156	154	153	5 5	150	149	<b>#</b> 4	146	7	144	142	4	140	138	13	13	13,	13		
100   100		п	Ť	Ť		Ť	,		J. J.	Н		П		Ĩ			ħ			Ť	Ť			Ĥ			Н		Ť		J. J.		<i>-</i>		
100   100				VDE	_	ų	VDI	Ļ	7 7	VDE	۷.	Ļ	RE	Z	u I						VDI			L			Ę	٠,	,		- F	Ę	P		
Sec		°C6	°C7	8-CPU	Ğ C	CII	CI2 77-CPU	CI3	CI5	6-CPU	CI9	B17	B18	N-IN	TOO	S-CPI	GI	°G2	2	ъ3	)\$-INT	D2	Ď,	D5	D6	CC	D10	D11	D13	D14	D18	D19	D20		
Sec						Ш		Ш				Ш		Ш										Ш								Ш			_
\$ PCD		-																																	
S YCC1		1																																	
## RFC2   FRC1   FRC1   FRC2   FRC2   FRC2   FRC3   FRC2   FRC3		1																																	
PKC		4																																	
### TWO CFC		1																																	
Fig.		1																																	
11   TODALCRY		1																																	
13   PC18   PC28   PC		1																																	_
FGII		7																																	
19   PG1		1																																	
1   DZQ	15 PG12	1																																PE4	118
18   STREE     19   DRR-104 DRR-104		4																																	
DRR-D6 DDR-D3   PF5		1																																	
PF4		1																																PE0	114
DDR3-D0 DDR3-D6 DDR3-D6 DDR3-D6 DDR3-D6 DDR3-D6 DDR3-D1 DDR3		4														_																			
24   DR3-D11   DR3-D12   DR3-D12   DR3-D13   DR3-D15   DR3-D13   DR3-D15   DR3-D14   DR3-D15		1														ŀ	(8	3																	_
25   DRR-D-D DRR-D11   108	- Teer Break	1																																	_
DR3-DIS DR2-DIS DR2-DIS		4																																	
28 DRS-DMI DRS-DMI 29 DRS-DMI DRS-DMO 29 DRS-DMO DRS-DMO 30 VCC-DRAM 30 VCC-DRAM 31 DRS-DQS-DQS-DQS-DQSO 32 DRS-DQS-DQS-DQSO 33 DRS-DQS-DQS-DQSO 34 DRS-DQS-DQS-DQSO 35 DRS-DQS-DQSIDRS-DQSI 36 DRS-DQSINDDRS-DQSIN 37 DRS-DQSINDDRS-DQSIN 38 VDDI-INT 39 VDDI-INT 39 VDDI-INT 30 DRS-DQS-DQS-DQS 30 DRS-DQS-DQS-DQS 31 DRS-DQS-DQS-DQS 32 VDDI-INT 33 DRS-DQS-DQS-DQS DRS-DQS		1																																	
PB4		1																																	
Total   State   Stat		4																																	
22   DDR3-DQS0N/DDR2-DQS0N   25   25   25   25   25   25   25   2		1																																	_
VCC1   100		1																																	_
34   DR3-DQSINDDR2-DQSIN   TYOUT   99		4																																	
56 VDD3-D12 DDR2-D15       VX3-USB       97         37 DDR3-D8 DDR2-D8       UDP1       96         38 DDR3-D14 DDR2-D10       UDM1       95         39 DDR3-D10 DDR2-D13       UDF9       94         40 DDR3-D15 DDR2-D7       UDM0       93         41 DDR3-D3 DDR2-D0       X24MIN       92		1																																	
37   DDR3-D8DDR2-D8   CDP1   96		7																																	
38 DDR3-D14/DDR2-D10 39 DDR3-D10/DDR2-D13 40 DDR3-D10/DDR2-D7 41 DDR3-D3-DDR2-D0 524MIN 92		1																																	_
40 DDR3-D1DDR2-D7 41 DDR3-D3-DDR2-D0 824MIN 92		1																																	95
41 DDR3-D3/DDR2-D6		4																																	
	··· DDIC DI DDIC D	1																																	
	42 DDR3-D7/DDR2-D2	1																																X24MOUT	91
43 VCC3-DRAM TPYI 90 44 DDR3-Ds/DDR2-D5 TPXI 89		4																																	
19X1 89	++ DDK2-D8/DDK2-D8	Ь	z E	so.	s s	П		П		,	3	ω	60	2		T	L		T.	Т	2	Т	Т	П	Т	Т	П	Т	Т	П	T	П	П	IFAI	89
RECK REAL REAL REAL REAL REAL REAL REAL REAL		R2-CK	R2-CK R2-OD	R2-RA	R20CA	R2-A0	R2-A2	R2-A4	R2-A6 R2-A8	R2-A1	R2-A1	R-CK	R2-WI	R2-BA	22-BA1	E2-BA( R2-A1	R2-A10	R2-A5	R2-A3	R2-A7	R2-A1	I.	,		_	_			П	L		П			
4.00 PER PROPERTY OF THE PROPE		K/DD	CE/DD	10/DD	12/DD	44/DD	AL/DD 34-DR	A6/DD	Aⅅ	14/DD	AS/DD	E/DD	A2/DD	40/DD	(0/DDF	A2DD	(5/DD	113/DE	A9/DD	A7/DD	DT/DE	DD2-IN	HPBP	33-HP	PCON	4GND	VRP	AVCC	VRAI	IICIN	VMIC	IPX2	TPY2		
DDRE-CKDDRE-C DD		DR3-C	R3-CI	DR3-A	DR3-L	DDR3-	DDR3-	DDR3-	DR3-A	DR3-A	DR3-R	3R3-W	DR3-B	JR3-B	DR3-A	DR3-	DR3-/	DR3-/	DDR3-	DIR.	9R3-0	I	Ī		#	1				~					
<del>, , , , , , , , , , , , , , , , , , , </del>		٩	8 8	Н	<u> </u>	μ	4	μ	^	Â	ā	ă	O	ā	Ĺ	1	ב	a	1	Ţ	ď	Ц	1	Ц	4	╀	Ц	4	Ш	Ц	4	Н	Ц		
		45	46	48	49 80	51	53	54	55	57	59	09	62	63	64	99	29	89	69	71	72	73	75	92	77	79	80	<u>s</u>	83	8	88	87	80		



### **6.2. PACKAGE DIMENSION**

The following diagram shows the package dimension of R8.

DETAIL:F



ern mer	M	ILLIMETE	ER.
SYMBOL	MIN	NOM	MAX
A	_	_	1.60
A1	0.05	0.10	0.15
A2	1.30	1.40	1.50
A3	0.54	0.64	0.74
ь	0.14	_	0,23
b1	0.13	0.16	0.18
с	0.13	_	0.18
c1	0.12	0.127	0.14
D	21.80	22.00	22.20
D1	19.80	20.00	20,20
E	21.80	22.00	22.20
E1	19.80	20.00	20,20
e		0.40BSC	
L	0.45	0.60	0.75
L1		1.00BSC	;
θ	0		7°

1/四级环元子(AII)	D2	E2
236*236	6.00REF	6.00REF