


A





Jonathan P. Newman
Open Ephys, Inc

Sheet: Headstage IO
File: headstage-io.kicad_sch

Title: Extracellular Electrophysiology Test Board

Size: A4 Date:
KiCad E.D.A. 8.0.1





1.4.3. GPIO Functions

Each individual GPIO pin can be connected to an internal peripheral via the GPIO functions defined below. Some internal peripheral connections appear in multiple places to allow some system level flexibility. SIO, PIO0 and PIO1 can connect to all GPIO pins and are controlled by software (or software controlled state machines) so can be used to implement many functions.

GPIO	F1	F2	F3	F4	F5	F6	F7	F8	F9
0	SPI0_RX	UART0_TX	I2C0_SDA	PWM0_A	SIO	PIO0	PIO1		USB_OVCUR_DET
1	SPI0_CSn	UART0_RX	I2C0_SCL	PWM0_B	SIO	PIO0	PIO1		USB_VBUS_DET
2	SPI0_SCK	UART0_CTS	I2C1_SDA	PWM1_A	SIO	PIO0	PIO1		USB_VBUS_EN
3	SPI0_TX	UART0_RTS	I2C1_SCL	PWM1_B	SIO	PIO0	PIO1		USB_OVCUR_DET
4	SPI0_RX	UART1_RX	I2C0_SDA	PWM2_B	SIO	PIO0	PIO1		USB_VBUS_DET
5	SPI0_CSn	UART1_RX	I2C0_SCL	PWM2_A	SIO	PIO0	PIO1		USB_VBUS_EN
6	SPI0_SCK	UART1_CTS	I2C1_SDA	PWM3_A	SIO	PIO0	PIO1		USB_OVCUR_DET
7	SPI0_TX	UART1_RTS	I2C1_SCL	PWM3_B	SIO	PIO0	PIO1		USB_VBUS_DET
8	SPI1_RX	UART1_RX	I2C0_SDA	PWM4_A	SIO	PIO0	PIO1		USB_VBUS_EN
9	SPI1_CSn	UART1_RX	I2C0_SCL	PWM4_B	SIO	PIO0	PIO1		USB_OVCUR_DET
10	SPI1_SCK	UART1_CTS	I2C1_SDA	PWM5_A	SIO	PIO0	PIO1		USB_VBUS_DET
11	SPI1_TX	UART1_RTS	I2C1_SCL	PWM5_B	SIO	PIO0	PIO1		USB_VBUS_EN
12	SPI1_RX	UART0_RX	I2C0_SDA	PWM6_A	SIO	PIO0	PIO1		USB_OVCUR_DET
13	SPI1_CSn	UART0_RX	I2C0_SCL	PWM6_B	SIO	PIO0	PIO1		USB_VBUS_DET
14	SPI1_SCK	UART0_CTS	I2C1_SDA	PWM7_A	SIO	PIO0	PIO1		USB_VBUS_EN
15	SPI1_TX	UART0_RTS	I2C1_SCL	PWM7_B	SIO	PIO0	PIO1		USB_OVCUR_DET
16	SPI0_RX	UART0_RX	I2C0_SDA	PWM0_A	SIO	PIO0	PIO1		USB_VBUS_DET
17	SPI0_CSn	UART0_RX	I2C0_SCL	PWM0_B	SIO	PIO0	PIO1		USB_VBUS_EN
18	SPI0_SCK	UART0_CTS	I2C1_SDA	PWM1_A	SIO	PIO0	PIO1		USB_OVCUR_DET
19	SPI0_TX	UART0_RTS	I2C1_SCL	PWM1_B	SIO	PIO0	PIO1		USB_VBUS_DET
20	SPI0_RX	UART1_RX	I2C0_SDA	PWM2_A	SIO	PIO0	PIO1	CLOCK_GPIO0	USB_VBUS_EN
21	SPI0_CSn	UART1_RX	I2C0_SCL	PWM2_B	SIO	PIO0	PIO1	CLOCK_GPIO0	USB_OVCUR_DET
22	SPI0_SCK	UART1_CTS	I2C1_SDA	PWM3_A	SIO	PIO0	PIO1	CLOCK_GPIO1	USB_VBUS_DET
23	SPI0_TX	UART1_RTS	I2C1_SCL	PWM3_B	SIO	PIO0	PIO1	CLOCK_GPIO1	USB_VBUS_EN
24	SPI1_RX	UART1_RX	I2C0_SDA	PWM4_A	SIO	PIO0	PIO1	CLOCK_GPIO2	USB_OVCUR_DET
25	SPI1_CSn	UART1_RX	I2C0_SCL	PWM4_B	SIO	PIO0	PIO1	CLOCK_GPIO3	USB_VBUS_DET
26	SPI1_SCK	UART1_CTS	I2C1_SDA	PWM5_A	SIO	PIO0	PIO1		USB_VBUS_EN
27	SPI1_TX	UART1_RTS	I2C1_SCL	PWM5_B	SIO	PIO0	PIO1		USB_OVCUR_DET
28	SPI1_RX	UART0_RX	I2C0_SDA	PWM6_B	SIO	PIO0	PIO1		USB_VBUS_DET
29	SPI1_CSn	UART0_RX	I2C0_SCL	PWM6_A	SIO	PIO0	PIO1		USB_VBUS_EN


Table 2 from Section 1.4.3. GPIO Functions, page 13


Jonathan P. Newman
Open Ephys, Inc


Sheet: MCU
File: mcu.kicad_sch


Title: Extracellular Electrophysiology Test Board

Size: A4 Date:
KiCad E.D.A. 8.0.1









Jonathan P. Newman

Open Ephys, Inc


Sheet: Signal Routing 2


File: signal-routing.kicad_sch


Title: Extracellular Electrophysiology Test Board


Size: A4 Date:


KiCad E.D.A. 8.0.1











Jonathan P. Newman

Open Ephys, Inc


Sheet: Signal Routing 6


File: signal-routing.kicad_sch

Title: Extracellular Electrophysiology Test Board

Size: A4 Date:

KiCad E.D.A. 8.0.1





Jonathan P. Newman

Open Ephys, Inc


Sheet: Signal Routing 7

File: signal-routing.kicad_sch

Title: Extracellular Electrophysiology Test Board


Size: A4 Date:


KiCad E.D.A. 8.0.1



Rev: A

Id: 11/22





Jonathan P. Newman

Open Ephys, Inc


Sheet: Signal Routing 9


File: signal-routing.kicad_sch


Title: Extracellular Electrophysiology Test Board

Size: A4 Date:

KiCad E.D.A. 8.0.1







Jonathan P. Newman

Open Ephys, Inc


Sheet: Signal Routing 11

File: signal-routing.kicad_sch

Title: Extracellular Electrophysiology Test Board


Size: A4 Date:

KiCad E.D.A. 8.0.1



Rev: A

Id: 15/22



Jonathan P. Newman

Open Ephys, Inc


Sheet: Signal Routing 12


File: signal-routing.kicad_sch

Title: Extracellular Electrophysiology Test Board

Size: A4 Date:

KiCad E.D.A. 8.0.1





Jonathan P. Newman

Open Ephys, Inc


Sheet: Signal Routing 13

File: signal-routing.kicad_sch

Title: Extracellular Electrophysiology Test Board


Size: A4 Date:

KiCad E.D.A. 8.0.1



Rev: A

Id: 17/22



Jonathan P. Newman

[Open Ephys, Inc](#)


Sheet: Signal Routing 14

File: signal-routing.kicad_sch

Title: Extracellular Electrophysiology Test Board


Size: A4 Date:

KiCad E.D.A. 8.0.1



Rev: A

Id: 18/22




Jonathan P. Newman
Open Ephys, Inc

Sheet: Signal Routing 15
File: signal-routing.kicad_sch

Title: Extracellular Electrophysiology Test Board

Size: A4 Date:
KiCad E.D.A. 8.0.1



Rev: A
Id: 19/22

A

A

B


B

C

C

D

D



Jonathan P. Newman
Open Ephys, Inc

Sheet: Test Signal
File: test-signal.kicad_sch

Title: Extracellular Electrophysiology Test Board

Size: A4 Date:
KiCad E.D.A. 8.0.1

open ephys
Rev: A
Id: 20/22

