



N-channel 40 V, 2.1 m Ω typ., 120 A STripFET F7 Power MOSFET in a PowerFLAT 5x6 package





Features

Order code	V _{DS}	R _{DS(on)} max	I _D
STL160N4F7	40 V	2.5 mΩ	120 A

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- $\bullet \quad \text{Low C_{rss}/C_{iss} ratio for EMI immunity}\\$
- · High avalanche ruggedness

Applications

· Switching applications

Description

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



Product status STL160N4F7

Product summary		
Order code	STL160N4F7	
Marking	160N4F7	
Package PowerFLAT 5x6		
Packing	Tape and reel	



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	40	V
V_{GS}	Gate-source voltage	± 20	V
I _D ⁽¹⁾ ⁽²⁾	Drain current (continuous) at T _C = 25 °C	120	Α
I _D ⁽²⁾	Drain current (continuous) at T _C = 100 °C	108	Α
I _{DM} ⁽³⁾ ⁽²⁾	Drain current (pulsed)	480	Α
P _{TOT} (2)	Total power dissipation at T _C = 25 °C	111	W
I _D ⁽⁴⁾	Drain current (continuous) at T _{pcb} = 25 °C	32	Α
I _D ⁽⁴⁾	Drain current (continuous) at T _{pcb} = 100 °C	22	Α
I _{DM} (3) (4)	Drain current (pulsed)	128	А
P _{TOT} (4)	Total power dissipation at T _{pcb} = 25 °C	4.8	W
I _{AV}	Avalanche current	16	Α
E _{AS}	Single pulse avalanche energy (T _j = 25 °C, I _D = 16A, V _{DD} = 25V)	260	mJ
T _{stg}	Storage temperature range	55 to 175	°C
Tj	T _j Operating junction temperature range		

- 1. Drain current is limited by package
- 2. This value is rated according to Rthj-c
- 3. Pulse width limited by safe operating area
- 4. This value is rated according to $R_{thj-pcb}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-pcb} (1)	Thermal resistance junction-pcb	31.3	°C/W
R _{thj-case}	Thermal resistance junction-case	1.35	°C/W

1. When mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 sec

DS11024 - Rev 3 page 2/18



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 3. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 250 μA	40		V	V
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 V$ $V_{DS} = 40 V$			1	μA
I _{GSS}	Gate-body leakage current	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 250 μA	2		4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 16 A		2.1	2.5	mΩ

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 25 V, f = 1 MHz,	-	2300	-	pF
C _{oss}	Output capacitance	V _{DS} = 25 V, 1 = 1 MHZ,	-	786	-	pF
C _{rss}	Reverse transfer capacitance	- GS - 0 - 1	-	43	-	pF
Qg	Total gate charge	V_{DD} = 20 V, I_D = 32 A, V_{GS} = 10 V (see Figure 13. Test circuit for gate	-	29	-	nC
Q _{gs}	Gate-source charge		-	13	-	nC
Q_{gd}	Gate-drain charge	charge behavior)	-	5.6	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 20 V, I _D = 16 A,	-	14	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	6.6	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 12. Test circuit for resistive load switching timesand Figure 17. Switching time waveform)	-	19	-	ns
t _f	Fall time		-	5.7	-	ns

DS11024 - Rev 3 page 3/18



Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 32 A, V _{GS} = 0 V	-		1.2	V
t _{rr}	Reverse recovery time	(see Figure 14. Test circuit for inductive load switching and diode recovery times)		55		ns
Q _{rr}	Reverse recovery charge	I _D = 32 A, di/dt = 100 A/µs	-	67		nC
I _{RRM}	Reverse recovery current	V _{DD} = 32 V	-	2.4		Α

^{1.} Pulsed: pulse duration = 300 μs, duty cycle 1.5%

DS11024 - Rev 3 page 4/18



3 Electrical characteristics (curves)







Figure 2. Thermal impedance GIPG181215OD44A1LZTH δ =0.5 δ =0.1 10 -1 $\delta = 0.05$ δ =0.02 $Z_{th}=K^*R_{thj-}$ $\delta=t_p/T$ δ =0.01 Single pulse 10 -2 t_p (s) 10 -5 10 -4 10 -3 10 -2







DS11024 - Rev 3 page 5/18



Figure 7. Capacitance variations C (pF) GIPD301020151418CVR C _{ISS} 10 3 C oss f=1MHz 10 2 C RSS 10 1 0

24


32


40

√ _{DS} (V)

Figure 8. Normalized gate threshold voltage vs temperature V _{GS(th)} (norm.) GIPD301020151437VTH I_D = 250 μA 8.0 0.6 0.4 -75 -25 125 T_j (°C)

Figure 9. Normalized on-resistance vs temperature R _{DS(on)} (norm.) GIPD301020151447RON V _{GS} = 10 V 1.8 0.6 -75 125 25 75 T _j (°C)





page 6/18



4 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior

AM01469v1

Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS11024 - Rev 3 page 7/18



5 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

DS11024 - Rev 3 page 8/18



5.1 PowerFLAT 5x6 type C SUBCON package information

Figure 18. PowerFLAT 5x6 type C SUBCON package outline



8472137_SUBCON_998G_REV4

DS11024 - Rev 3 page 9/18



Table 7. PowerFLAT 5x6 type C SUBCON package mechanical data


Dim.		mm	
Dilli.	Min.	Тур.	Max.
A	0.90	0.95	1.00
A1		0.02	
b	0.35	0.40	0.45
b1		0.30	
С	0.21	0.25	0.34
D			5.10
D1	4.80	4.90	5.00
D2	4.01	4.21	4.31
е	1.17	1.27	1.37
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.54	3.64	3.74
E4	0.15	0.25	0.35
E5	0.26	0.36	0.46
Н	0.51	0.61	0.71
K	0.95		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
L2			0.10
Р	1.00	1.10	1.20
θ	8°	10°	12°

DS11024 - Rev 3 page 10/18



5.2 PowerFLAT 5x6 type C package information

Figure 19. PowerFLAT 5x6 type C package outline



8231817_typeC_Rev18

DS11024 - Rev 3 page 11/18



Table 8. PowerFLAT 5x6 type C package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°

DS11024 - Rev 3 page 12/18






Figure 20. PowerFLAT 5x6 recommended footprint (dimensions are in mm)


8231817_FOOTPRINT_simp_Rev_18

DS11024 - Rev 3 page 13/18



5.3 PowerFLAT 5x6 packing information

Figure 21. PowerFLAT 5x6 tape (dimensions are in mm)




Ao	6.30 +/- 0.1
Во	5.30 +/- 0.1
Ko	1.20 +/- 0.1
F	5.50 +/- 0.1
P1	8.00 +/- 0.1
w	12 00 +/- 0.3

- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ±0.20.
- (III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs All dimensions are in millimeters

8234350_Tape_rev_C

Figure 22. PowerFLAT 5x6 package orientation in carrier tape



DS11024 - Rev 3 page 14/18



PART NO.

R25.00

R25.00

R25.00

R25.00

R1.10

R21.10

R1.10

R21.20

R1.10

R25.00

All dimensions are in millimeters

Figure 23. PowerFLAT 5x6 reel

8234350_Reel_rev_C

DS11024 - Rev 3 page 15/18



Revision history

Table 9. Document revision history

Date	Revision	Changes
14-May-2015	1	First release.
23-Feb-2016	2	Updated title. Updated Table 2: "Absolute maximum ratings", Table 4: "On /off states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source-drain diode" Minor text changes.
20-Nov-2019	3	Added Section 5.1 PowerFLAT 5x6 type C SUBCON package information. Minor text changes.

DS11024 - Rev 3 page 16/18



Contents

1	Elec	trical ratings	2
2	Elec	trical characteristics	3
3	Electrical curves		
4	Test circuits		
5			
	5.1	PowerFLAT 5x6 type C SUBCON package information	
	5.2	PowerFLAT™ 5x6 type C package information	
	5.3	PowerFLAT™ 5x6 packing information	13
Rev	Revision history		



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS11024 - Rev 3 page 18/18