IRF3808SPbF IRF3808LPbF

Typical Applications


Industrial Motor Drive


Benefits

- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax
- Lead-Free

Description

This Advanced Planar Stripe HEXFET ® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this HEXFET power MOSFET are a 175°C junction operating temperature, low R0JC, fast switching speed and improved repetitive avalanche rating. This combination makes the design an extremely efficient and reliable choice for use in a wide variety of applications.









D²Pak IRF3808SPbF

TO-262 IRF3808LPbF

Base Part Number	Dookens Type	Standard Pac	k	Orderable Part Number
	Package Type	Form	Quantity	Orderable Part Number
IRF3808LPbF	TO-262	Tube	50	IRF3808LPbF
		Tube	50	IRF3808SPbF
IRF3808SPbF	D ² Pak	Tape and Reel Left	800	IRF3808STRLPbF
		Tape and Reel Right	800	IRF3808STRRPbF

Absolute Maximum Ratings

	3-		
	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	106	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	75	Α
I _{DM}	Pulsed Drain Current ①	550	
P _D @T _C = 25°C	Power Dissipation	200	W
	Linear Derating Factor	1.3	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy®	430	mJ
I _{AR}	Avalanche Current①	82	А
E _{AR}	Repetitive Avalanche Energy®	See Fig.12a, 12b, 15, 16	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.5	V/ns
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		0.75	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mounted, Steady State)		40	



Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Parameter	Min.	Тур.	Max.	Units	Conditions
Drain-to-Source Breakdown Voltage	75			V	$V_{GS} = 0V, I_D = 250\mu A$
Breakdown Voltage Temp. Coefficient		0.086		V/°C	Reference to 25°C, I _D = 1mA
Static Drain-to-Source On-Resistance		5.9	7.0	mΩ	V _{GS} = 10V, I _D = 82A ⊕
Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = 10V, I_D = 250\mu A$
Forward Transconductance	100			S	$V_{DS} = 25V, I_D = 82A$
Drain-to-Source Leakage Current			20		$V_{DS} = 75V, V_{GS} = 0V$
Dialifio-Source Leakage Current			250	μΑ	V _{DS} = 60V, V _{GS} = 0V, T _J = 150°C
Gate-to-Source Forward Leakage			200	^	V _{GS} = 20V
Gate-to-Source Reverse Leakage			-200	nA	V _{GS} = -20V
Total Gate Charge		150	220		I _D = 82A
Gate-to-Source Charge		31	47	nC	$V_{DS} = 60V$
Gate-to-Drain ("Miller") Charge		50	76		V _{GS} = 10V⊕
Turn-On Delay Time		16			$V_{DD} = 38V$
Rise Time		140]	$I_D = 82A$
Turn-Off Delay Time		68		ns	$R_G = 2.5\Omega$
Fall Time		120			V _{GS} = 10V ④
Internal Drain Industrance		4.5			Between lead,
internal Drain Inductance		4.5			6mm (0.25in.)
				n n	from package
Internal Source Inductance		7.5			and center of die contact
Input Capacitance		5310			$V_{GS} = 0V$
Output Capacitance		890		pF	$V_{DS} = 25V$
Reverse Transfer Capacitance		130			f = 1.0MHz, See Fig. 5
Output Capacitance		6010		1 1	$V_{GS} = 0V$, $V_{DS} = 1.0V$, $f = 1.0MHz$
Output Capacitance		570		1 1	$V_{GS} = 0V, V_{DS} = 60V, f = 1.0MHz$
Effective Output Capacitance ©		1140		1 1	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 60V$
	Breakdown Voltage Breakdown Voltage Temp. Coefficient Static Drain-to-Source On-Resistance Gate Threshold Voltage Forward Transconductance Drain-to-Source Leakage Current Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage Total Gate Charge Gate-to-Source Charge Gate-to-Drain ("Miller") Charge Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Internal Drain Inductance Internal Source Inductance Input Capacitance Output Capacitance Output Capacitance Output Capacitance Output Capacitance Output Capacitance Output Capacitance	Drain-to-Source Breakdown Voltage Breakdown Voltage Temp. Coefficient Static Drain-to-Source On-Resistance Gate Threshold Voltage Forward Transconductance Drain-to-Source Leakage Current Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage Total Gate Charge Gate-to-Drain ("Miller") Charge Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Internal Drain Inductance Input Capacitance Output Capacitance	Drain-to-Source Breakdown Voltage 75 — Breakdown Voltage Temp. Coefficient — 0.086 Static Drain-to-Source On-Resistance — 5.9 Gate Threshold Voltage 2.0 — Forward Transconductance 100 — Drain-to-Source Leakage Current — — Gate-to-Source Leakage Current — — Gate-to-Source Forward Leakage — — Gate-to-Source Reverse Leakage — — Total Gate Charge — 150 Gate-to-Source Charge — 31 Gate-to-Source Charge — 16 Turn-On Delay Time — 16 Rise Time — 140 Turn-Off Delay Time — 68 Fall Time — 120 Internal Drain Inductance — 7.5 Input Capacitance — 5310 Output Capacitance — 6010 Output Capacitance — 6010 Output Capacitance	Drain-to-Source Breakdown Voltage 75 — — Breakdown Voltage Temp. Coefficient — 0.086 — Static Drain-to-Source On-Resistance — 5.9 7.0 Gate Threshold Voltage 2.0 — 4.0 Forward Transconductance 100 — — Drain-to-Source Leakage Current — 20 — 250 Gate-to-Source Forward Leakage — 200 — 200 Gate-to-Source Forward Leakage — — 200 Gate-to-Source Reverse Leakage — — 200 Gate-to-Source Reverse Leakage — — 200 Gate-to-Source Charge — 150 220 Gate-to-Source Charge — 150 220 Gate-to-Drain ("Miller") Charge — 50 76 Turn-On Delay Time — 16 — Rise Time — 140 — Fall Time — 120 — Internal Drain Inductance </td <td>Drain-to-Source Breakdown Voltage 75 — V Breakdown Voltage Temp. Coefficient — 0.086 — V/°C Static Drain-to-Source On-Resistance — 5.9 7.0 mΩ Gate Threshold Voltage 2.0 — 4.0 V Forward Transconductance 100 — — S Drain-to-Source Leakage Current — — 20 μA Gate-to-Source Forward Leakage — — 200 nA Gate-to-Source Forward Leakage — — 200 nA Gate-to-Source Reverse Leakage — — -200 nA Total Gate Charge — 150 220 nA Gate-to-Source Charge — 31 47 nC Gate-to-Source Charge — 31 47 nC Gate-to-Drain ("Miller") Charge — 50 76 Turn-On Delay Time — 140 — Fall Time — 120 —</td>	Drain-to-Source Breakdown Voltage 75 — V Breakdown Voltage Temp. Coefficient — 0.086 — V/°C Static Drain-to-Source On-Resistance — 5.9 7.0 mΩ Gate Threshold Voltage 2.0 — 4.0 V Forward Transconductance 100 — — S Drain-to-Source Leakage Current — — 20 μA Gate-to-Source Forward Leakage — — 200 nA Gate-to-Source Forward Leakage — — 200 nA Gate-to-Source Reverse Leakage — — -200 nA Total Gate Charge — 150 220 nA Gate-to-Source Charge — 31 47 nC Gate-to-Source Charge — 31 47 nC Gate-to-Drain ("Miller") Charge — 50 76 Turn-On Delay Time — 140 — Fall Time — 120 —


Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			400		MOSFET symbol
	(Body Diode)			106	Α	showing the
I _{SM}	Pulsed Source Current					integral reverse
	(Body Diode) ①			550		p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$, $I_S = 82A$, $V_{GS} = 0V$ ④
t _{rr}	Reverse Recovery Time		93	140	ns	$T_J = 25^{\circ}C, I_F = 82A$
Q _{rr}	Reverse RecoveryCharge		340	510	nC	di/dt = 100A/μs ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11).
- $\begin{tabular}{ll} \hline \& Starting $T_J = 25^\circ$C, $L = 0.130mH$\\ \hline $R_G = 25\Omega, I_{AS} = 82A.$ (See Figure 12). \\ \hline \end{tabular}$
- $\label{eq:loss} \begin{array}{l} \text{ } \\ \text{ }$
- 4 Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.
- $\mbox{(§)}$ C_{OSS} eff. is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 80% V_{DSS} .
- 6 Limited by T_{Jmax} , see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.






1000 I_D, Drain-to-Source Current (A) 100 20µs PULSE WIDTH 0.1 V_{DS} Drain-to-Source Voltage (V)

Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics






Fig 3. Typical Transfer Characteristics

Fig 4. Normalized On-Resistance Vs. Temperature






Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area






Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. | Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 14. Threshold Voltage Vs. Temperature






Fig 15. Typical Avalanche Current Vs. Pulsewidth




Fig 16. Maximum Avalanche Energy Vs. Temperature


Notes on Repetitive Avalanche Curves , Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- 4. $P_{D \text{ (ave)}}$ = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16). t_{av} = Average time in avalanche.
 - $D = Duty cycle in avalanche = t_{av} \cdot f$
 - $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see figure 11)


$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \Delta T / \; Z_{thJC} \\ I_{av} &= 2\Delta T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$



Peak Diode Recovery dv/dt Test Circuit



Reverse Polarity of D.U.T for P-Channel



*** V_{GS} = 5.0V for Logic Level and 3V Drive Devices


Fig 17. For N-channel HEXFET® power MOSFETs

November 01, 2013



D²Pak (TO-263AB) Package Outline


Dimensions are shown in millimeters (inches)



Name	0 0 59 55 5
A 4.06 4.83 .160 .15 A1 0.00 0.254 .000 .0 b 0.51 0.99 .020 .0 b1 0.51 0.89 .020 .0 b2 1.14 1.78 .045 .0 c 0.38 0.74 .015 .0 c1 0.38 0.58 .015 .0 c2 1.14 1.65 .045 .0 D 8.38 9.65 .330 .33	0 0 59 55 5 70
A 4.06 4.83 .160 .15 A1 0.00 0.254 .000 .0 b 0.51 0.99 .020 .0 b1 0.51 0.89 .020 .0 b2 1.14 1.78 .045 .0 c 0.38 0.74 .015 .0 c1 0.38 0.58 .015 .0 c2 1.14 1.65 .045 .0 D 8.38 9.65 .330 .33	0 0 59 55 5 70
A1 0.00 0.254 0.000 0.0 b 0.51 0.99 0.20 0.0 b1 0.51 0.89 0.20 0.0 b2 1.14 1.78 0.45 0.0 c 0.38 0.74 0.015 0.0 c 0.38 0.58 0.015 0.0 c 0.38 0.58 0.015 0.0 c 0.38 0.58 0.015 0.0 0.38 0.58 0.05 0.0 0.38 0.58 0.0 0.0 0.38 0.58 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.	0 59 55 5 70
b 0.51 0.99 .020 .0. b1 0.51 0.89 .020 0. b2 1.14 1.78 .045 .0 b3 1.14 1.73 .045 .0 c 0.38 0.74 .015 .0 c1 0.38 0.58 .015 .0 c2 1.14 1.65 .045 .0 D 8.38 9.65 .330 .33	59 55 5 70
b1 0.51 0.89 0.20 0.0 b2 1.14 1.78 0.45 0.0 b3 1.14 1.73 0.45 0.0 c 0.38 0.74 0.015 0.0 c1 0.38 0.58 0.015 0.0 c2 1.14 1.65 0.45 0.0 D 8.38 9.65 .330 .33	55 5
b2 1.14 1.78 .045 .0 b3 1.14 1.73 .045 .0 c 0.38 0.74 .015 .02 c1 0.38 0.58 .015 .02 c2 1.14 1.65 .045 .00 D 8.38 9.65 .330 .30	70
b3 1.14 1.73 .045 .00 c 0.38 0.74 .015 .00 c1 0.38 0.58 .015 .00 c2 1.14 1.65 .045 .00 D 8.38 9.65 .330 .30	
c 0.38 0.74 .015 .02 c1 0.38 0.58 .015 .02 c2 1.14 1.65 .045 .00 D 8.38 9.65 .330 .30	8 5
c1 0.38 0.58 .015 .02 c2 1.14 1.65 .045 .04 D 8.38 9.65 .330 .38	
c2 1.14 1.65 .045 .06 D 8.38 9.65 .330 .38	9
D 8.38 9.65 330 3	23 5
	5
	30 3
D1 6.86270	4
E 9.65 10.67 .380 .42	20 3,4
E1 6.22245	4
e 2.54 BSC .100 BSC	
H 14.61 15.88 .575 .62	5
L 1.78 2.79 .070 .11	0
L1 - 1.65D6	66 4
L2 - 1,780°	′o
L3 0.25 BSC .010 BSC	
L4 4.78 5.28 .188 .20	

- NOTES:
- 1. DIMENSIONING AND TOLERANGING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- ADMENSION D & E DO NOT INCLUDE MOLD FLASH, WOLD FLASH SHALL NOT EXCEED 0.127 (.005) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- A THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
 S DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.
- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- DATUM A & B TO BE DETERMINED AT DATUM PLANI
 CONTROLLING DIMENSION: INCH,
 OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

D²Pak (TO-263AB) Part Marking Information




Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



TO-262 Package Outline

Dimensions are shown in millimeters (inches)




S		DIMEN	SIONS		N
M B O -	MILLIM	ETERS	INC	HES	O T E S
L	MIN,	MAX.	MIN.	MAX.	E S
Α	4.06	4.83	.160	.190	
A1	2.03	2.92	.080	.115	
ь	0.51	0.99	.020	.039	
b1	0.51	0.89	.020	.035	4
ь2	1.14	1.40	.045	.055	
С	0.38	0.63	.015	.025	4
c1	1,14	1.40	.045	.055	
c2	0.43	.063	.017	.029	
D	8,51	9.65	.335	.380	3
D1	5.33		.210		
E	9.65	10.67	.380	.420	3
E1	6.22		.245		
e	2.54	BSC	.100	BSC	
L	13.46	14,09	.530	.555	
L1	3.56	3.71	.140	.146	
L2		1.65		.065	

LEAD ASSIGNMENTS

1 GATE	HEXFET	<u>IGBT</u>
	2 DRAIN 3 SOURCE	2 - COLLECTOR


TO-262 Part Marking Information





Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



D²Pak Tape & Reel Information







- COMFORMS TO EIA-418.
- 2. 3 CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION MEASURED @ HUB.
- INCLUDES FLANGE DISTORTION @ OUTER EDGE.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification information[†]

Guannoution information					
	Industrial				
Qualification level	(per JEDEC JESD47F ^{††} guidelines)				
	TO-262 PAK	N/A			
Moisture Sensitivity Level	DO DAK	MSL1			
	D2-PAK	(per JEDEC J-STD-020D ^{††})			
RoHS compliant		Yes			
RoHS compliant	Yes				

- † Qualification standards can be found at International Rectifier's web site: http://www.irf.com/product-info/reliability
- †† Applicable version of JEDEC standard at the time of product release

Revision History

nevision mistory	
Date	Comments
	Updated datasheet with New IR corporate template
	Removed note6 because update package ID from "75A" to "106A"-page 1 & 2
11/1/2013	Added Odering information table-page 1
	Corrected fig9-page 5
	Added Qualification information table-page 12



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA To contact International Rectifier, please visit http://www.irf.com/whoto-call/

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.