

AOTL66915

100V N-Channel AlphaSGT™

General Description

- Trench Power MOSFET technology
- Higher in-rush current enabled for faster start-up and shorter down time
- RoHS 2.0 and Halogen-Free Compliant
- Tj=175C Rated

Applications

- Load switch
- BMS
- Motor


Product Summary

 $\begin{array}{lll} V_{DS} & 100V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 339A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 1.7 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 6V) & < 2.3 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested

Max Tj=175°C





Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOTL66915	TOLLA	Tape & Reel	2000

Parameter		Symbol	Maximum	Units V	
Drain-Source Voltag			100		
Gate-Source Voltage			±20	V	
Continuous Drain Current	T _C =25°C	ı	339	1	
	T _C =100°C	I _D	239	A	
Pulsed Drain Current ^C		I _{DM}	832	7	
Continuous Drain Current	T _A =25°C	1	51	А	
	T _A =70°C	IDSM	43		
Avalanche Current ^C		I _{AS}	100	A	
Avalanche energy	L=0.1mH	E _{AS}	500	mJ	
Power Dissipation ^B	T _C =25°C	P _D	428	W	
	T _C =100°C	- P	214	v	
Power Dissipation ^A	T _A =25°C	Poem	10	W	
	T _A =70°C	PDSM	7	VV	
Junction and Storag	e Temperature Range	T _J , T _{STG}	-55 to 175	°C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	10	15	°C/W	
Maximum Junction-to-Ambient AD	Steady-State		35	45	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.25	0.35	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC F	PARAMETERS					
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
I _{DSS} Zo	Zoro Gato Voltago Drain Current	V _{DS} =100V, V _{GS} =0V			1	пΔ
	Zero Gate Voltage Drain Current	T _J =55°C			5	μA
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	1.8	2.3	2.8	V
		V _{GS} =10V, I _D =20A		1.4	1.7	mΩ
	Static Drain-Source On-Resistance	T _J =125°C		2.3	2.8	
		V_{GS} =6 V , I_D =20 A		1.8	2.3	mΩ
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_D=20A$		75		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.7	1	V
Is	Maximum Body-Diode Continuous Curr	ent			180	Α
DYNAMIC	PARAMETERS					
C _{iss}	Input Capacitance			16300		pF
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =50V, f=1MHz		3220		pF
C _{rss}	Reverse Transfer Capacitance			33		pF
R_g	Gate resistance	f=1MHz	1	2	3	Ω
SWITCHI	NG PARAMETERS					
Q _g (10V)	Total Gate Charge			185	260	nC
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =50V, I_{D} =20A		50		nC
Q_{gd}	Gate Drain Charge			17		nC
Q _{oss}	Output Charge	$V_{GS}=0V$, $V_{DS}=50V$		267		nC
t _{D(on)}	Turn-On DelayTime			32		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_{L} =2.5 Ω ,		29		ns
t _{D(off)}	Turn-Off DelayTime	$R_{GEN}=3\Omega$		141		ns
t _f	Turn-Off Fall Time			49		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs		61		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs		520		nC

A. The value of R_{0JA} is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{0JA} t≤ 10s and the maximum allowed junction temperature of 175 $^{\circ}$ C. The value in any given application

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

Rev.1.0: July 2022 www.aosmd.com Page 2 of 6

depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

B. The power dissipation P_D is based on T_{J(MAX)}=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =175 $^{\circ}$ C.

D. The R_{0JA} is the sum of the thermal impedance from junction to case R_{0JC} and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.


G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 ${\rm I_D}$ (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)



V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)

10




0.01

1E-05

0.0001

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

0.01

0.1


1

0.001


Rev.1.0: July 2022 **www.aosmd.com** Page 4 of 6




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note G)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)

Rev.1.0: July 2022 **www.aosmd.com** Page 5 of 6

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.0: July 2022 **www.aosmd.com** Page 6 of 6