International Rectifier

IRLS4030PbF IRLSL4030PbF


Applications

- DC Motor Drive
- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits


Benefits

- Optimized for Logic Level Drive
- Very Low R_{DS(ON)} at 4.5V V_{GS}
- Superior R*Q at 4.5V V_{GS}
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free

HEXFET® Power MOSFET



V _{DSS}		100V
$R_{DS(on)}$	typ.	$\mathbf{3.4m}\Omega$
	max.	4.3m $Ω$
I_D		180A



G	D	S
Gate	Drain	Source

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	180	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	130	Α
I _{DM}	Pulsed Drain Current ①	730	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	370	W
	Linear Derating Factor	2.5	W/°C
V _{GS}	Gate-to-Source Voltage	± 16	V
dv/dt	Peak Diode Recovery ③	21	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T _{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ②	305	mJ
I _{AR}	Avalanche Current ①	See Fig. 14, 15, 22a, 22b	Α
E _{AR}	Repetitive Avalanche Energy ®		mJ

Thermal Resistance

	tarios			
Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ® 9		0.40	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ⑦®		40	

Static @ $T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V$, $I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.10		V/°C	Reference to 25°C, I _D = 5mA①
R _{DS(on)}	Static Drain-to-Source On-Resistance		3.4	4.3	mΩ	V _{GS} = 10V, I _D = 110A ④
			3.6	4.5		$V_{GS} = 4.5V, I_{D} = 92A \oplus$
$V_{GS(th)}$	Gate Threshold Voltage	1.0		2.5	٧	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
I _{DSS}	Drain-to-Source Leakage Current			20	uА	$V_{DS} = 100V, V_{GS} = 0V$
				250	μΑ	$V_{DS} = 100V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I_{GSS}	Gate-to-Source Forward Leakage			100	nΛ	V _{GS} = 16V
	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -16V
$R_{G(int)}$	Internal Gate Resistance		2.1		Ω	

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	320			S	$V_{DS} = 25V, I_D = 110A$
Q_g	Total Gate Charge		87	130		I _D = 110A
Q_{gs}	Gate-to-Source Charge		27		nC	$V_{DS} = 50V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		45		nc	V _{GS} = 4.5V ⊕
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		42			$I_D = 110A$, $V_{DS} = 0V$, $V_{GS} = 4.5V$
t _{d(on)}	Turn-On Delay Time		74			$V_{DD} = 65V$
t _r	Rise Time		330			I _D = 110A
t _{d(off)}	Turn-Off Delay Time		110		ns	$R_G = 2.7\Omega$
t _f	Fall Time		170			V _{GS} = 4.5V ④
C _{iss}	Input Capacitance		11360	_		$V_{GS} = 0V$
C _{oss}	Output Capacitance		670			$V_{DS} = 50V$
C _{rss}	Reverse Transfer Capacitance		290	_	рF	f = 1.0MHz
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related)@		760			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V $
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related)®		1140			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V $

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current			180		MOSFET symbol
	(Body Diode)			160	_	showing the
I _{SM}	Pulsed Source Current			730	Α	integral reverse
	(Body Diode) ①			730		p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 110A, V_{GS} = 0V \oplus$
t _{rr}	Reverse Recovery Time		50		20	$T_J = 25^{\circ}C$ $V_R = 85V$,
			60		ns	$T_J = 125^{\circ}C$ $I_F = 110A$
Q _{rr}	Reverse Recovery Charge		88		20	$T_J = 25^{\circ}C$ di/dt = 100A/µs @
			130		nC	$T_J = 125$ °C
I _{RRM}	Reverse Recovery Current		3.3		Α	$T_J = 25^{\circ}C$
t _{on}	Forward Turn-On Time	Intrins	ic turn-	on time	is negl	igible (turn-on is dominated by LS+LD)

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{Jmax} , starting T_J = 25°C, L = 0.05mH R_G = 25 Ω , I_{AS} = 110A, V_{GS} =10V. Part not recommended for use above this value .
- $3 I_{SD} \le 110A$, di/dt $\le 1330A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_J \le 175$ °C.
- 4 Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.

- $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \$ $\$ $\ \$ $\ \$ $\$ $\ \$ $\$
- $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \$ $\$ $\$ $\ \$ $\$ $\ \$ $\$
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniquea refer to application note # AN- 994 echniques refer to application note #AN-994.
- ® R_θ is measured at TJ approximately 90°C.
- $\ \ \,$ $\ \,$ $\ \ \,$ $\ \,$ $\ \ \,$ $\ \ \,$ $\ \,$ $\ \ \,$ $\ \,$ $\ \ \,$ $\ \ \,$ $\ \,$ $\ \ \,$ $\ \,$




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs.
Case Temperature




Fig 11. Typical C_{OSS} Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
 - Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. $P_{D (ave)}$ = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).

t_{av =} Average time in avalanche.

D = Duty cycle in avalanche = $t_{av} \cdot f$

 $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ (} 1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC} \\ I_{av} &= 2\Delta T / \text{ [} 1.3 \cdot BV \cdot Z_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$




Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di_f/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit www.irf.com




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms





Fig 24b. Gate Charge Waveform

IRLS/SL4030PbF

D²Pak (TO-263AB) Package Outline


Dimensions are shown in millimeters (inches)







VIEW A-A



SCOTION B-B & C-C SCALE: NONE	PLATING DI	(c) c1 / 2 (c) (c)
----------------------------------	------------	--

LEAD ASSIGNMENTS

DIODES

1.- ANODE (TWO DIE) / OPEN (ONE DIE) 2, 4.- CATHODE 3.- ANODE

IGBTs, CoPACK

<u>HEXFET</u>

1.- GATE 2, 4,- DRAIN

1.- GATE 2, 4.- COLLECTOR 3.- EMITTER 3.- SOURCE

NOT MILLIMETERS INCHES B 0 MIN. MAX. 4.83 Α 4.06 .160 .190 Α1 0.00 0.254 .000 .010 b 0.51 0.99 .020 .039 b1 0.51 0.89 .020 .035 b2 1.14 1.78 .045 .070 h.3 1.73 045 068 5 1 14 0.38 0.74 .015 .029 С c1 0.38 0.58 .015 .023 5 c2 1 14 1.65 045 065 D 8.38 9.65 .330 .380 D1 6.86 .270 4 Ε 10.67 9.65 .380 .420 3.4 E1 6.22 .245 2.54 BSC .100 е Н 14.61 15.88 .575 .625 1.78 2.79 .070 .110 L 1.65 .066 4 L1 1.78 .070 L2 L3 0.25 BSC .010 BSC L4 4.78 5.28 .188

DIMENSIONS

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION F. L1. D1 & F1.

5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.

- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB


D²Pak (TO-263AB) Part Marking Information


EXAMPLE: THIS IS AN IRF530S WITH

LOT CODE 8024

ASSEMBLED ON WW 02, 2000 IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position indicates "Lead - Free"






Note: For the most current drawing please refer to IR website at http://www.irf.com/package/


8 www.irf.com

International IOR Rectifier

TO-262 Package Outline

Dimensions are shown in millimeters (inches)





S Y M		DIMEN	ıs	IONS		Z
B	MILLIM	ETERS		INCI	HES	NOTES
L	MIN.	MAX.		MIN.	MAX.	S
Α	4.06	4.83		.160	.190	
A1	2.03	3.02		.080	.119	
ь	0.51	0.99		.020	.039	
ь1	0.51	0.89		.020	.035	5
b2	1.14	1.78		.045	.070	
ь3	1.14	1.73		.045	.068	5
С	0.38	0.74		.015	.029	
с1	0.38	0.58		.015	.023	5
c2	1.14	1.65		.045	.065	
D	8.38	9.65		.330	.380	3
D1	6.86	_		.270	_	4
Ε	9.65	10.67		.380	.420	3,4
E1	6.22	_		.245		4
е	2.54	BSC		.100 BSC		
L	13.46	14.10		.530	.555	
L1	_	1.65		_	.065	4
L2	3.56	3.71		.140	.146	

NOTES
1. DIMENSIONING AND TOLERANCING PER ASME YIA 5M-1994
2. DIMENSIONING AND TOLERANCING PER ASME YIA 5M-1994
2. DIMENSIONING ALE DO NOT ROLLOT MUDD. FLASH, MADD FLASH SHALL NOT EXCELE
0.127 (2007) PER SIGE. THESE DIMENSIONS ARE MEASURED AT THE OUTWOST
EXTERMENT OF THE PLASTED BODY.

A) THE SIGN OF THE PLASTED BODY.

4. CONTROLLING DIMENSION BODY.

7. COULDE CONFORM TO RESE OF THE ADMINISTRY OF THE PLASTED BODY.

WHERE DIMENSIONS THEN TO THE METHAL PACKAGE OUTLINE.

120. ASSERMENTS
18815. COPADA
1. CAST
2. CHARTER
2. CHARTER
4. COLLECTOR

HEREFLI GLODES
1. CAST
1. CAST
1. CAST
2. CAST
2. CAST
3. CAST
3. CAST
4. CAST
4. CAST
4. CAST
5. CAST
5. CAST
5. CAST
6. C

TO-262 Part Marking Information


EXAMPLE: THIS IS AN IRL3103L

LOT CODE 1789


ASSEMBLED ON WW 19, 1997

IN THE ASSEMBLY LINE 'C'

Note: "P" in assembly line position indicates "Lead - Free"





OR




D²Pak (TO-263AB) Tape & Reel Information

Dimensions are shown in millimeters (inches)







NOTES:

- 1. COMFORMS TO EIA-418.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION MEASURED @ HUB.
- INCLUDES FLANGE DISTORTION @ OUTER EDGE.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.