

AOT2140L/AOB2140L

40V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGT[™] technology
- Low R_{DS(ON)}
- Low Gate Charge
- Optimized Ruggedness
- RoHS and Halogen-Free Compliant

Product Summary

 $\begin{array}{lll} V_{DS} & 40V \\ I_{D} \; (at \, V_{GS} \! = \! 10V) & 195A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10V) & < 1.5 m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 4.5V) & < 2 m\Omega \end{array}$


100% UIS Tested 100% Rg Tested



Applications

• DC Motor Driver

Synchronous Rectification in DC/DC and AC/DC Converters



Orderable Part Number	Part Number Package Type		Minimum Order Quantity
AOT2140L	TO-220	Tube	1000
AOB2140L	TO-263	Tape & Reel	800

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	40	V	
Gate-Source Voltage	Э	V_{GS}	±20	V	
Continuous Drain	T _C =25°C		195		
Current ^G	T _C =100°C	I _D	195	A	
Pulsed Drain Current C		I _{DM}	1000		
Continuous Drain	T _A =25°C	1	57	A	
Current	T _A =70°C	DSM	45.5		
Avalanche Current ^C	•	I _{AS}	70	A	
Avalanche energy	L=0.3mH	E _{AS}	735	mJ	
	T _C =25°C	P _D	272	W	
Power Dissipation ^B	T _C =100°C	r _D	136	- vv	
	T _A =25°C	P _{DSM}	8.3	W	
Power Dissipation A	T _A =70°C	FDSM	5.3	- vv	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	12	15	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	Г∖өЈА	50	60	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.42	0.55	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC F	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		40			V
I _{DSS} Zero Gate Voltage Dra	Zoro Cato Voltago Drain Current	V _{DS} =40V, V _{GS} =0V				1	
	Zelo Gate Voltage Diaili Cullent		T _J =55°C			5	μA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		1.3	1.8	2.3	V
	Static Drain-Source On-Resistance	V_{GS} =10V, I_D =20A			1.2	1.5	mΩ
R _{DS(ON)}			T _J =125°C		1.75	2.2	
		V_{GS} =4.5V, I_D =20A			1.5	2.0	mΩ
g FS	Forward Transconductance	V _{DS} =5V, I _D =20A			100		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.66	1	V
I _S	Maximum Body-Diode Continuous Cur	rent ^G			195	Α	
DYNAMIC	PARAMETERS		<u>.</u>				
C _{iss}	Input Capacitance			9985		pF	
C _{oss}	Output Capacitance	V _{GS} =0V, V _{DS} =20V, f=1MHz			1635		pF
C_{rss}	Reverse Transfer Capacitance				95		pF
R_g	Gate resistance	f=1MHz		1.3	2.6	3.9	Ω
SWITCHI	NG PARAMETERS	•			-	•	
Q _g (10V)	Total Gate Charge				128	180	nC
Q _g (4.5V)	Total Gate Charge	\/ =10\/ \/ =20\/	1 -204		54	80	nC
Q_{gs}	Gate Source Charge	-V _{GS} =10V, V _{DS} =20V, I _D =20A			29		nC
Q_{gd}	Gate Drain Charge				11		nC
Q _{oss}	Output Charge	V _{GS} =0V, V _{DS} =20V			67		nC
t _{D(on)}	Turn-On DelayTime				16		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =20V, R_L =1 Ω , R_{GEN} =3 Ω			16		ns
$t_{D(off)}$	Turn-Off DelayTime				125		ns
t _f	Turn-Off Fall Time				27		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			29		ns
Q_{rr}	Body Diode Reverse Recovery Charge	e I _F =20A, di/dt=500A/μs		-	107		nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{0JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175 $^\circ$ C may be used if the PCB allows it.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation P_D is based on $T_{J(MAX)}$ =175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =175 $^{\circ}$ C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J/MAX}=175° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 $\label{eq:local_local} \textbf{I}_{\text{D}}\left(\textbf{A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)



Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

