eGaN® FET DATASHEET EPC2207

EPC2207 – Enhancement Mode Power Transistor

 V_{DS} , 200 V $R_{DS(on)}$, $\,22~m\Omega$ I_D, 14 A









Revised July 28, 2025

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low R_{DS(on)}, while its lateral device structure and majority carrier diode provide exceptionally low $\mathbf{Q}_{\mathbf{G}}$ and zero $\mathbf{Q}_{\mathbf{R}\mathbf{R}}.$ The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.





	Maximum Ratings				
	PARAMETER VALUE UNIT				
V_{DS}	Drain-to-Source Voltage (Continuous)	200	V		
	Continuous (T _A = 25°C)	14	А		
I _D	Pulsed (25°C, T _{PULSE} = 300 μs)	54			
Vac	Gate-to-Source Voltage		V		
V _{GS}	Gate-to-Source Voltage	-4	V		
TJ	Operating Temperature	-40 to 150	°C		
T _{STG}	Storage Temperature	-55 to 150	C		

Thermal Characteristics				
PARAMETER TYP UNIT				
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.4		
$R_{\theta JB}$	R _{0JB} Thermal Resistance, Junction-to-Board 5.1			
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	72		

Note $1: R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.

	Static Characteristics ($T_j = 25^{\circ}$ C unless otherwise stated)					
	PARAMETER TEST CONDITIONS MIN TYP MAX UNI					
BV_{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, I}_{D} = 0.2 \text{ mA}$	200			V
I _{DSS}	Drain-Source Leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 160 \text{ V}$		0.05	0.16	
	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.01	1.3	mA
I _{GSS}	Gate-to-Source Forward Leakage#	$V_{GS} = 5 \text{ V, T}_{J} = 125^{\circ}\text{C}$		0.16	2.9	
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.05	0.16	
V _{GS(TH)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 2 \text{ mA}$	0.8	1.1	2.5	V
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}, I_D = 14 \text{ A}$		15	22	mΩ
V_{SD}	Source-Drain Forward Voltage#	$I_S = 0.5 A, V_{GS} = 0 V$		1.7		V

[#] Defined by design. Not subject to production test.



Die Size: 2.8 x 0.9 mm

EPC2207 eGaN® FETs are supplied only in passivated die form with solder bars.

Applications

- DC-DC converters
- BLDC motor drives
- Sync rectification for AC/DC and DC-DC
- Multi-level AC/DC power supplies
- · Wireless power
- Solar micro-inverters
- Robotics
- · Class-D audio

Benefits

- · Ultra high efficiency
- · No reverse recovery
- Ultra low Q_G
- · Small footprint

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



https://l.ead.me/EPC2207

EPC2207 eGaN® FET DATASHEET

	Dynamic Characteristics# $(T_j = 25^{\circ}C \text{ unless otherwise stated})$						
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
C _{ISS}	Input Capacitance			454	600		
C_{RSS}	Reverse Transfer Capacitance	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$		0.7			
Coss	Output Capacitance			130	195	рF	
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	V 0 to 100 V V 0 V		186			
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)	$V_{DS} = 0$ to 100 V, $V_{GS} = 0$ V		234			
R_{G}	Gate Resistance			0.3		Ω	
Q_{G}	Total Gate Charge	$V_{DS} = 100 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 14 \text{ A}$		4.5	5.9		
Q _{GS}	Gate-to-Source Charge			1.3			
Q_{GD}	Gate-to-Drain Charge	$V_{DS} = 100 \text{ V}, I_D = 14 \text{ A}$		0.7			
Q _{G(TH)}	Gate Charge at Threshold			0.8		nC nC	
Q _{OSS}	Output Charge	V _{DS} = 100 V, V _{GS} = 0 V 23		23	35		
Q _{RR}	Source-Drain Recovery Charge			0			

[#] Defined by design. Not subject to production test.

Figure 1: Typical Output Characteristics at 25°C




Figure 2: Typical Transfer Characteristics




Figure 3: Typical $R_{DS(on)}\, vs.\, V_{GS}\, for\, Various\, Drain\, Currents$






Figure 4: Typical $R_{DS(on)}\, vs.\, V_{GS}\, for\, Various\, Temperatures$



All measurements were done with substrate connected to source.

Note 2: $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}. Note 3: $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}.

eGaN® FET DATASHEET **EPC2207**






Figure 5b: Typical Capacitance (Log Scale)




Figure 6: Typical Output Charge and Coss Stored Energy




Figure 7: Typical Gate Charge




Figure 8: Typical Reverse Drain-Source Characteristics






Figure 9: Typical Normalized On-State Resistance vs. Temp.



Note: Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.

eGaN® FET DATASHEET EPC2207








Figure 12: Typical Transient Thermal Response Curves








EPC2207 eGaN® FET DATASHEET



4 mm pitch, 8 mm wide tape on 7" reel







(face side down)

	Dimension (mm)		
EPC2207 (Note 1)	Target	MIN	MAX
a	8.00	7.90	8.30
b	1.75	1.65	1.85
c (Note 2)	3.50	3.45	3.55
d	4.00	3.90	4.10
е	4.00	3.90	4.10
f (Note 2)	2.00	1.95	2.05
g	1.50	1.50	1.60

1.00


1.00

1.25

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/ JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


DIE MARKINGS



Dout		Laser Markings	er Markings			
Part Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3			
EPC2207	2207	YYYY	ZZZZ			

DIE OUTLINE

Solder Bump View



	Micrometers		
DIM	MIN	Nominal	MAX
Α	2770	2800	2830
В	895	925	955
c		535	
d		775	
e		600	
f		250	
g		250	
h		300	
j		500	
k		200	

Pad 1 is Gate;


Pads 2,4,6 are Source;

Pads 3, 5 are Drain

eGaN® FET DATASHEET EPC2207

RECOMMENDED LAND PATTERN

(units in μ m)



Land pattern is solder mask defined.

DIM	Nominal
Α	2800
В	925
·	535
d	775
e	600
f	250
g	250
h	300
j	500
k	200


Pad 1 is Gate;

Pads 2,4,6 are Source;

Pads 3, 5 are Drain

RECOMMENDED STENCIL DRAWING

(units in μ m)



DIM	Nominal
Α	2800
В	925
c	535
d	775
e	600
f	250
g	250
h	300
j	500
k	200

Recommended stencil should be 4 mil (100 μ m) thick, must be laser cut, openings per drawing.

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Additional assembly resources available at https://epc-co.com/epc/design-support

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN $^{\circ}$ is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: https://epc-co.com/epc/about-epc/patents

Information subject to change without notice.