### **STW70N60M2**



# N-channel 600 V, 0.03 Ω typ., 68 A MDmesh™ M2 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1. Internal schematic diagram



#### **Features**

Order codes	V <sub>DS</sub> @ T <sub>Jmax</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STW70N60M2	650 V	0.040 Ω	68 A

- · Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

#### **Applications**

Switching applications

#### **Description**

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

**Table 1. Device summary** 

Order codes	Marking	Package	Packaging
STW70N60M2 70N60M2		TO-247	Tube

Contents STW70N60M2

## **Contents**

1	Electrical ratings	. 3
2	Electrical characteristics	. 4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	. 8
4	Package mechanical data	9
5	Revision history	12

STW70N60M2 Electrical ratings

# 1 Electrical ratings

**Table 2. Absolute maximum ratings** 

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	± 25	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	68	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	43	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	272	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	450	W
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns
T <sub>stg</sub>	Storage temperature		°C
Tj	Max. operating junction temperature	- 55 to 150	

- 1. Pulse width limited by safe operating area.
- 2.  $I_{SD} \leq$  68 A, di/dt  $\leq$  400 A/ $\mu$ s;  $V_{DS\ peak}$  <  $V_{(BR)DSS}$ ,  $V_{DD}$ = 400 V.
- 3.  $V_{DS} \le 480 \text{ V}$

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	0.28	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	50	°C/W

**Table 4. Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )	10	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>j</sub> =25°C, I <sub>D</sub> = 10 A; V <sub>DD</sub> =50)	1500	mJ

Electrical characteristics STW70N60M2

## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 5. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0	600			٧
1	Zero gate voltage	V <sub>DS</sub> = 600 V			1	μΑ
I <sub>DSS</sub>	drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 600 V, T <sub>C</sub> =125 °C			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 25 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 34 A		0.030	0.040	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	5200	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	ı	250	ı	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0$	-	5	-	pF
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 480 V, V <sub>GS</sub> = 0	-	395	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0	-	3.3	-	Ω
$Q_g$	Total gate charge	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 68 A,	-	118	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	25	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15)	-	47	-	nC

<sup>1.</sup>  $C_{oss\,eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 34 A,	-	32	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	17	-	ns
t <sub>d(off)</sub>	Turn-off-delay time	(see Figure 14 and	-	155	-	ns
t <sub>f</sub>	Fall time	Figure 19)	-	9	-	ns

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		68	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		272	Α
V <sub>SD</sub> (2)	Forward on voltage	I <sub>SD</sub> = 68 A, V <sub>GS</sub> = 0	-	0.98	1.6	V
t <sub>rr</sub>	Reverse recovery time		-	520		ns
Q <sub>rr</sub>	Reverse recovery charge	I <sub>SD</sub> = 68 A, di/dt = 100 A/μs V <sub>DD</sub> = 60 V (see <i>Figure 18</i> )	-	12		μC
I <sub>RRM</sub>	Reverse recovery current	TOD = SS T (SSS Tigals To)	-	45		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 68 A, di/dt = 100 A/μs	-	680		ns
Q <sub>rr</sub>	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C}$	-	18		μC
I <sub>RRM</sub>	Reverse recovery current	(see <i>Figure 18</i> )	-	50		Α

<sup>1.</sup> Pulse width limited by safe operating area.

<sup>2.</sup> Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

Electrical characteristics STW70N60M2

### 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

Figure 3. Thermal impedance




Figure 4. Output characteristics

Figure 5. Transfer characteristics






Figure 6. Gate charge vs gate-source voltage

Figure 7. Static drain-source on-resistance



0.1

Figure 8. Capacitance variations



Crss

V<sub>DS</sub>(V)

Figure 9. Output capacitance stored energy





Figure 10. Normalized gate threshold voltage vs temperature

10

100

Figure 11. Normalized on-resistance vs temperature








Figure 12. Normalized V<sub>DS</sub> vs temperature

Figure 13. Source-drain diode forward characteristics





Test circuits STW70N60M2

## 3 Test circuits

Figure 14. Switching times test circuit for resistive load

Figure 15. Gate charge test circuit




Figure 16. Test circuit for inductive load switching and diode recovery times

Figure 17. Unclamped inductive load test circuit





Figure 18. Unclamped inductive waveform

Figure 19. Switching time waveform



DocID024327 Rev 4

# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK is an ST trademark.



BACK VIEW 0075325, G

Figure 20. TO-247 drawing

Table 9. TO-247 mechanical data

		mm.	
Dim.	Min.	Тур.	Max.
Α	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

Revision history STW70N60M2

# 5 Revision history

Table 10. Document revision history

Date	Revision	Changes
28-Feb-2013	1	First release.
13-Mar-2013	2	<ul><li>Minor text changes</li><li>Modified: test condition in <i>Table 7</i></li></ul>
12-Dec-2013	3	<ul> <li>Modified: title</li> <li>Modified: Table 4, R<sub>DS(on)</sub> typical value in Table 5, the entire typical values in Table 6, 7 and 8</li> <li>Updated: Section 3: Test circuits</li> <li>Added: Section 2.1: Electrical characteristics (curves)</li> <li>Minor text changes</li> </ul>
01-Sep-2014	4	<ul> <li>Updated values in Table 4</li> <li>Updated description and features in cover page</li> <li>Minor text changes</li> </ul>

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved

