

AONR66620

60V N-Channel AlphaSGT™

General Description

- Trench Power MOSFET AlphaSGTTM technology
- Low R_{DS(ON)}
- Excellent Gate Charge x R_{DS(ON)} Product(FOM)
- RoHS and Halogen-Free Compliant

Product Summary

 $\begin{array}{lll} V_{DS} & 60V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 24A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 9.1 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 8V) & < 11 m\Omega \end{array}$


Applications


- Synchronous Rectification in SMPS
- ATX and Gaming Power Supplies
- Switching Applications


100% UIS Tested 100% Rg Tested



Top View DFN 3x3 EP Bottom View







Orderable Part Number Package Type		Form	Minimum Order Quantity			
AONR66620	DFN 3x3 EP	Tape & Reel	5000			

	n Ratings T _A =25°C un			1	
Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V_{DS}	60	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain	T _C =25°C		24		
Current ^G	T _C =100°C	I _D	24	Α	
Pulsed Drain Current ^C		I _{DM}	80		
Continuous Drain	T _A =25°C		17.5	A	
Current	T _A =70°C	IDSM	14		
Avalanche Current ^C		I _{AS}	20	А	
Avalanche energy	L=0.3mH	E _{AS}	60	mJ	
	T _C =25°C	В	27	10/	
Power Dissipation ^B	T _C =100°C	P_{D}	10.5	W	
	T _A =25°C	В	5	W	
Power Dissipation A	T _A =70°C	P _{DSM}	3.2	vv	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	20	25	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	45	55	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	3.8	4.6	°C/W	



Electrical Characteristics (T_.=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC F	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		60			V
Zoro Coto Voltago Proin Current	Zero Gate Voltage Drain Current	V_{DS} =60V, V_{GS} =0V				1	μA
I _{DSS}	Zero Gate Voltage Drain Gurrent		T _J =55°C			5	μΛ
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		2.4	3.0	3.6	V
		V_{GS} =10V, I_D =20A			7.5	9.1	mΩ
R _{DS(ON)}	Static Drain-Source On-Resistance		T _J =125°C		12	15	11122
		V_{GS} =8V, I_D =20A			8.3	11	mΩ
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =20A			50		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.7	1	V
Is	Maximum Body-Diode Continuous Current G					24	Α
DYNAMIC	PARAMETERS		-				
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =30V, f=1MHz			1070		pF
C _{oss}	Output Capacitance				310		pF
C _{rss}	Reverse Transfer Capacitance				12		pF
R_g	Gate resistance	f=1MHz		0.6	1.2	1.8	Ω
SWITCHI	NG PARAMETERS		-				
Q _g (10V)	Total Gate Charge				16	25	nC
Q_{gs}	Gate Source Charge	V _{GS} =10V, V _{DS} =30V, I _D =20A			5.6		nC
Q_{gd}	Gate Drain Charge				3.6		nC
Q _{oss}	Output Charge	$V_{GS}=0V$, $V_{DS}=30V$			19		nC
t _{D(on)}	Turn-On DelayTime				10		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =30V, R_L =1.5 Ω , R_{GEN} =3 Ω			8		ns
t _{D(off)}	Turn-Off DelayTime				18		ns
t _f	Turn-Off Fall Time		Ī		5		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μ	s		18		ns
Q _{rr}	Body Diode Reverse Recovery Charge	_F I _F =20A, di/dt=500A/μ	S	_	58		nC

A. The value of R_{0,JA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{⊕JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $\rm T_{J(MAX)}{=}150^{\circ}\,$ C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 ${
m V_{DS}}$ (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 $\begin{array}{c} {\rm I_D}\left({\rm A} \right) \\ {\rm Figure~3:~On\text{-}Resistance~vs.~Drain~Current~and} \\ {\rm Gate~Voltage~(Note~E)} \end{array}$



Temperature (°C)
Figure 4: On-Resistance vs. Junction
Temperature (Note E)




V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







Figure 12: Power De-rating (Note F)



T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

