

OptiMOS[™]-5 Power-Transistor

AEC® ® Qualified



Product Summary


$V_{ m DS}$	100	٧
R _{DS(on)}	30	mΩ
I _D	24	Α

Features

- OptiMOS™ power MOSFET for automotive applications
- N-channel Enhancement mode Logic level
- AEC Q101 qualified
- MSL1 up to 260°C peak reflow
- Green product (RoHS compliant)
- 100% Avalanche tested
- Feasible for automatic optical inspection (AOI)

PG-TDSON-8			
1 A I			

Туре	Package	Marking
IAUC24N10S5L300	PG-TDSON-8	5N10L300



Maximum ratings, at T_j =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current ¹⁾	I _D	T _C =25°C, V _{GS} =10V	24	А
		T _C =100°C, V _{GS} =10V	16	
Pulsed drain current ¹⁾	I _{D,pulse}	T _C =25°C	96	
Avalanche energy, single pulse ¹⁾	E _{AS}	I _D =10A	15	mJ
Avalanche current, single pulse	I _{AS}	-	10	А
Gate source voltage	$V_{\rm GS}$	-	±20	V
Power dissipation	P_{tot}	T _C =25°C, T _J =175°C	38	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$	-	-55 +175	°C



Parameter	Symbol	Conditions	Values		Unit	
			min.	typ.	max.	
Thermal characteristics ¹⁾						
Thermal resistance, junction - case	R_{thJC}	-	-	-	3.9	K/W
Thermal resistance, junction - ambient, leaded	$R_{ m thJA}$	6 cm ² cooling area ²⁾	-	-	50	

Electrical characteristics, at T_j =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	V _{(BR)DSS}	$V_{\rm GS}$ =0V, $I_{\rm D}$ = 1mA	100	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS}=V_{\rm GS}, I_{\rm D}=12\mu{\rm A}$	1.2	1.7	2.2	1
Zero gate voltage drain current	I _{DSS}	$V_{\rm DS}$ =100V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =25 °C	-	-	1	μΑ
		$V_{\rm DS}$ =100V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =125°C ¹⁾	-	-	20	
Gate-source leakage current	I _{GSS}	V _{GS} =20V, V _{DS} =0V	-	-	100	nA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =4.5V, I _D =12A	-	31	37	mΩ
		V _{GS} =10 V, I _D =12 A	-	23.5	30	
Gate resistance ¹⁾	R _G		-	1.2	-	Ω



Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Dynamic characteristics ¹⁾						
Input capacitance	Ciss		-	515	670	pF
Output capacitance	Coss	V_{GS} =0 V, V_{DS} =50V, f =1MHz	-	93	121	1
Reverse transfer capacitance	C _{rss}		-	7	11	
Turn-on delay time	$t_{d(on)}$		-	2	-	ns
Rise time	t _r	V _{DD} =50V, V _{GS} =10V,	-	1	-	
Turn-off delay time	$t_{d(off)}$	$I_{\rm D}$ =24A, $R_{\rm G}$ =3.5 Ω	-	4	-	
Fall time	t_{f}	1	-	3	-	
Gate Charge Characteristics ¹⁾ Gate to source charge	$Q_{\rm gs}$		_	1.7	2.2	nC
Gate to drain charge	Q _{gd}	V _{DD} =50V, I _D =12A,	-	1.6	2.4	-
Gate charge total	Q _g	$V_{\rm GS} = 0 \text{ to } 10V$	-	7.6	11	
Gate plateau voltage	V _{plateau}		-	3.3	-	V
Reverse Diode						
Diode continous forward current ¹⁾	Is	T _25°C	-	-	24	А
Diode pulse current ¹⁾	I _{S,pulse}	-T _C =25°C	-	-	96	
Diode forward voltage	V _{SD}	V _{GS} =0V, I _F =12A, T _j =25°C	-	0.9	1.1	V
Reverse recovery time ¹⁾	t _{rr}	V _R =50V, I _F =24A,	-	37	-	ns
Reverse recovery charge ¹⁾	Q _{rr}	$di_F/dt=100A/\mu s$		32		nC

¹⁾ Defined by design. Not subject to production test.

 $^{^{2)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.



1 Power dissipation

$$P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} \ge 6 \text{ V}$$

45 40 35 30 25 20 15 10 5

100


*T*_C [°C]

150

200

2 Drain current

$$I_D = f(T_C); V_{GS} \ge 6 \text{ V}$$



3 Safe operating area


$$I_D = f(V_{DS}); T_C = 25 \text{ °C}; D = 0$$

50

parameter: t_p

0


0



4 Max. transient thermal impedance

$$Z_{\text{thJC}} = f(t_{p})$$

parameter: $D=t_p/T$






5 Typ. output characteristics

 $I_D = f(V_{DS}); T_j = 25 °C$


parameter: V_{GS}



6 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(I_D); T_j = 25 \text{ °C}$


parameter: V_{GS}



7 Typ. transfer characteristics

 $I_D = f(V_{GS}); V_{DS} = 6V$


parameter: $T_{\rm j}$



8 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(T_j); I_D = 12A$

parameter: V_{GS}






9 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

parameter: I_D

10 Typ. capacitances

 $C = f(V_{DS}); V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$





11 Typical forward diode characteristics


 $IF = f(V_{SD})$


parameter: $T_{\rm j}$

12 Typ. avalanche characteristics

 $I_{AS} = f(t_{AV})$

parameter: T_{j(start)}







13 Typical avalanche energy


 $E_{AS} = f(T_i)$


parameter: I_D

14 Drain-source breakdown voltage

$$V_{BR(DSS)} = f(T_i); I_D = 1 \text{ mA}$$

16 Gate charge waveforms







15 Typ. gate charge

 $V_{GS} = f(Q_{gate}); I_D = 12 A pulsed$


parameter: V_{DD}








PG-TDSON-8: Outline



- 1) EXCLUDE MOLD FLASH
 2) REMOVAL ON MOLD GATE, INTRUSION 0.1MM AND PROTRUSION 0.1MM
 3) LEAD LENGTH UP TO ANTI FLASH LINE
 4)ALL METAL SURFACE ARE PLATED, EXCEPT AREA OF CUT
 ALL DIMENSIONS ARE IN UNITS MM


- THE DRAWING IS IN COMPLIANCE WITH ISO 128 & PROJECTION METHOD 1 [

Footprint



Dimensions in mm

Packaging





Published by Infineon Technologies AG 85579 Neubiberg, Germany

© Infineon Technologies AG 2019 All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life.

If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Revision History

Version	Date	Changes		
Revision 1.0	23.07.2019	Final Data Sheet		