

## AON6224A

# 100V N-Channel AlphaSGT™

## **General Description**

- Trench Power AlphaSGT<sup>TM</sup> technology
- Low R<sub>DS(ON)</sub>
- Logicl Level Driving
- Excellent Gate Charge x R<sub>DS(ON)</sub> Product (FOM)
- RoHS and Halogen-Free Compliant

### **Applications**


• High Frequency Switching and Synchronous Rectification

## **Product Summary**

 $\begin{array}{ll} V_{DS} & 100V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 34A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 11.6 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5V) & < 15.1 m\Omega \end{array}$ 

100% UIS Tested 100% Rg Tested





Orderable Part Number Package Type		Form	Minimum Order Quantity
AON6224A	DFN 5x6	Tape & Reel	3000

Parameter		Symbol	Maximum	Units		
Drain-Source Voltage		V <sub>DS</sub>	100	V		
Gate-Source Voltage		V <sub>GS</sub>	±20	V		
Continuous Drain	T <sub>C</sub> =25°C		34			
Current G	T <sub>C</sub> =100°C	I <sub>D</sub>	31	А		
Pulsed Drain Currer	ıt <sup>Ċ</sup>	I <sub>DM</sub>	120			
Continuous Drain	T <sub>A</sub> =25°C		16	A		
Current	T <sub>A</sub> =70°C	IDSM	13			
Avalanche Current <sup>0</sup>		I <sub>AS</sub>	25	A		
Avalanche energy	L=0.1mH <sup>C</sup>	E <sub>AS</sub>	31	mJ		
	T <sub>C</sub> =25°C	В	56.5	W		
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C	P <sub>D</sub>	22.5	VV		
	T <sub>A</sub> =25°C	В	6.2	101		
Power Dissipation <sup>A</sup>	T <sub>A</sub> =70°C	P <sub>DSM</sub>	4.0	W		
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C		

Thermal Characteristics						
Parameter		Symbol	Тур Мах		Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	1.8	2.2	°C/W	



#### Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC F	PARAMETERS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V	
I <sub>DSS</sub> Zero Gate Voltage Drain Current	Zoro Gato Voltago Drain Current	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V			1		
	Zero Gate Voltage Drain Current	T <sub>J</sub> =55°C			5	μA	
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±20V			±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=250\mu A$	1.5	2.0	2.5	V	
		$V_{GS}$ =10V, $I_D$ =20A		9.6	11.6	mΩ	
R <sub>DS(ON)</sub> Static Drain-Source On-Resistance	Static Drain-Source On-Resistance	T <sub>J</sub> =125°C		17.6	21.6	11152	
		$V_{GS}$ =4.5V, $I_D$ =20A		11.6	15.1	mΩ	
g <sub>FS</sub>	Forward Transconductance	$V_{DS}=5V$ , $I_{D}=20A$		67		S	
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.7	1	V	
I <sub>S</sub>	Maximum Body-Diode Continuous Curre	ent <sup>G</sup>			34	Α	
DYNAMIC	PARAMETERS						
C <sub>iss</sub>	Input Capacitance			2305		pF	
C <sub>oss</sub>	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =50V, f=1MHz		180		pF	
$C_{rss}$	Reverse Transfer Capacitance	1		11.5		pF	
$R_g$	Gate resistance	f=1MHz	0.2	0.5	1.0	Ω	
SWITCHI	NG PARAMETERS						
<b>Q</b> <sub>g</sub> (10V)	Total Gate Charge			32.5	50	nC	
Q <sub>g</sub> (4.5V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =50V, I <sub>D</sub> =20A		15.5	25	nC	
$Q_{gs}$	Gate Source Charge	V <sub>GS</sub> -10V, V <sub>DS</sub> -30V, I <sub>D</sub> -20A		6.5		nC	
$Q_{gd}$	Gate Drain Charge	1		5		nC	
Q <sub>oss</sub>	Output Charge	$V_{GS}$ =0V, $V_{DS}$ =50V		30		nC	
t <sub>D(on)</sub>	Turn-On DelayTime			7		ns	
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =50V, $R_{L}$ =2.5 $\Omega$ ,		3		ns	
t <sub>D(off)</sub>	Turn-Off DelayTime	$R_{GEN}=3\Omega$		27		ns	
t <sub>f</sub>	Turn-Off Fall Time			4		ns	
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, di/dt=500A/μs		29.5		ns	
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, di/dt=500A/μs		160		nC	

A. The value of  $R_{\rm RMA}$  is measured with the device mounted on  $1 \text{in}^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_{\rm A}$  =25° C. The Power dissipation P<sub>DSM</sub> is based on R <sub>auA</sub> t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

- C. Single pulse width limited by junction temperature  $T_{J(MAX)}\!\!=\!\!150^\circ\,$  C.
- D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

  F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>I/(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.
- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with  $T_A$ =25° C.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.


AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

www.aosmd.com Page 2 of 6 Rev.1.1: September 2023


B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 $V_{\rm DS}$  (Volts) Figure 1: On-Region Characteristics (Note E)




V<sub>GS</sub> (Volts) Figure 2: Transfer Characteristics (Note E)




 $\rm I_D\left(A\right)$  Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction
Temperature (Note E)




V<sub>GS</sub> (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)



#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

Rev.1.1: September 2023 **www.aosmd.com** Page 4 of 6




### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







T<sub>CASE</sub> (° C)
Figure 13: Current De-rating (Note F)



V<sub>DS</sub> (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Rev.1.1: September 2023 **www.aosmd.com** Page 5 of 6



Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





 Rev.1.1: September 2023
 www.aosmd.com
 Page 6 of 6