




# N-channel 100 V, 60 mΩ typ., 23 A, STripFET™ II Power MOSFET in a DPAK package

# TAB 2 3



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STD15NF10T4	100 V	65 mΩ	23 A

- Exceptional dv/dt capability
- 100% avalanche tested
- Low gate charge

#### **Applications**

Switching applications

#### **Description**

This Power MOSFET series has been developed using STMicroelectronics' unique STripFET™ process, which is specifically designed to minimize input capacitance and gate charge. This renders the device suitable for use as primary switch in advanced high-efficiency isolated DC-DC converters for telecom and computer applications, and applications with low gate charge driving requirements.

Product status link
STD15NF10T4

Product summary			
Order code STD15NF10T4			
Marking	D15NF10		
Package	DPAK		
Packing	Tape and reel		



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	100	V
$V_{DGR}$	Gate-source voltage ( $R_{GS}$ = 20 k $\Omega$ )	100	V
V <sub>GS</sub>	Gate-source voltage	±20	V
I_	Drain current (continuous) at T <sub>C</sub> = 25 °C	23	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	16	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	92	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	70	W
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	180	mJ
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	9	V/ns
T <sub>stg</sub>	Storage temperature range	-55 to 175	°C
Tj	Operating junction temperature range	-55 to 175	C

- 1. Pulse width limited by safe operating area.
- 2. Starting  $T_J$  = 25 °C,  $I_D$  = 10 A,  $V_{DD}$  = 30 V
- 3.  $I_{SD} \le 13~A,~di/dt \le 300~A/\mu s,~V_{DS} \le V_{(BR)DSS},~T_J \le T_{JMAX}$

Table 2. Thermal data

Symbol	Symbol Parameter		Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	2.14	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W

1. When mounted on 1 inch² FR-4, 2 Oz copper board.

DS12518 - Rev 1 page 2/17



### 2 Electrical characteristics

 $T_{CASE}$  = 25 °C unless otherwise specified

Table 3. On-/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100			V
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 100 V			1	μA
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V},$ $T_C = 125  {}^{\circ}\text{C}^{(1)}$			10	μA
I <sub>GSS</sub>	Gate body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DD} = V_{GS}, I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 12 A		60	65	mΩ

<sup>1.</sup> Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance	V = 25 V f = 4 MH=	-	870		pF
C <sub>oss</sub>	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	125		pF
C <sub>rss</sub>	Reverse transfer capacitance	VGS - 0 V	-	50		pF
Qg	Total gate charge	V <sub>DD</sub> = 80 V, I <sub>D</sub> = 24 A	-	30	40	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	6		nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 12. Test circuit for gate charge behavior)	-	10		nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 12 A,	-	60	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	45	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 11. Test circuit for resistive load switching times and	-	49	-	ns
t <sub>f</sub>	Fall time	resistive load switching times and Figure 16. Switching time waveform)	-	17	-	ns

Table 6. Source-drain diode

Syn	nbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Iş	SD	Source-drain current		-		23	Α
I <sub>SD</sub>	ом <sup>(1)</sup>	Source-drain current (pulsed)		-		92	Α
V <sub>S</sub>	SD <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 20 A, V <sub>GS</sub> = 0 V	-		1.5	V

DS12518 - Rev 1 page 3/17



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 24 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	100		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 30 V, T <sub>J</sub> = 150 °C	-	375		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 16. Switching time waveform)	-	7.5		Α


<sup>1.</sup> Pulse width limited by safe operating area


DS12518 - Rev 1 page 4/17


<sup>2.</sup> Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%




#### 2.1 Electrical characteristics (curves)









DS12518 - Rev 1 page 5/17



Figure 5. Static drain-source on-resistance




Figure 6. Gate charge vs gate-source voltage




Figure 7. Capacitance variations




Figure 8. Normalized gate threshold voltage vs temperature




Figure 9. Normalized on-resistance vs temperature





Figure 10. Source-drain diode forward characteristics



DS12518 - Rev 1 page 6/17



#### 3 Test circuits

Figure 11. Test circuit for resistive load switching times

Figure 12. Test circuit for gate charge behavior

12 V 47 KΩ 100 nF D.U.T.

2200 μF 47 KΩ OVG

AM01469v1

Figure 13. Test circuit for inductive load switching and diode recovery times





Figure 14. Unclamped inductive load test circuit



\_\_\_\_\_





Figure 16. Switching time waveform



DS12518 - Rev 1 page 7/17



# 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS12518 - Rev 1 page 8/17



### 4.1 DPAK (TO-252) type A package information

Figure 17. DPAK (TO-252) type A package outline



0068772\_A\_24

DS12518 - Rev 1 page 9/17



Table 7. DPAK (TO-252) type A mechanical data


Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	4.60	4.70	4.80
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°


DS12518 - Rev 1 page 10/17




# 4.2 DPAK (TO-252) type E package information

Figure 18. DPAK (TO-252) type E package outline







0068772\_type-E\_rev.24


DS12518 - Rev 1 page 11/17



Table 8. DPAK (TO-252) type E mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
A	2.18		2.39
A2			0.13
b	0.65		0.884
b4	4.95		5.46
С	0.46		0.61
c2	0.46		0.60
D	5.97		6.22
D1	5.21		
E	6.35		6.73
E1	4.32		
е		2.286	
e1		4.572	
Н	9.94		10.34
L	1.50		1.78
L1		2.74	
L2	0.89		1.27
L4			1.02

Figure 19. DPAK (TO-252) recommended footprint (dimensions are in mm)




FP\_0068772\_24


DS12518 - Rev 1 page 12/17



### 4.3 DPAK (TO-252) packing information

Figure 20. DPAK (TO-252) tape outline






AM08852v1

DS12518 - Rev 1 page 13/17



Figure 21. DPAK (TO-252) reel outline



AM06038v1

Table 9. DPAK (TO-252) tape and reel mechanical data

Таре			Reel		
Dim.	mm		Dim	mm	
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	А		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Bas	se qty.	2500
P1	7.9	8.1	Bulk qty.		2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

DS12518 - Rev 1 page 14/17



### **Revision history**

Table 10. Document revision history

Date	Version	Changes
19-Apr-2018	1	Initial release. The document status is production data.

DS12518 - Rev 1 page 15/17



### **Contents**

1	Elect	trical ratings	2			
2		Electrical characteristics				
		Electrical characteristics (curves)				
3		circuits				
4	Package information					
	4.1	DPAK (TO-252) type A package information	8			
	4.2	DPAK (TO-252) type E package information	10			
	4.3	DPAK (TO-252) packing information	12			
Rev	ision	history	15			



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

DS12518 - Rev 1 page 17/17