

## **MOSFET**

## OptiMOS<sup>™</sup> 5 Power-Transistor, 150 V

#### **Features**


- N-channel, normal level

- N-channel, normal level
  Excellent gate charge x R<sub>DS(on)</sub> product (FOM)
  Very low on-resistance R<sub>DS(on)</sub>
  Very low reverse recovery charge (Qrr)
  150 °C operating temperature
  Pb-free lead plating; RoHS compliant
  Qualified according to JEDEC<sup>1)</sup> for target application
  Ideal for high-frequency switching and synchronous rectification



Table 1	Key Per	formance	Parame <sup>1</sup>	ters
Parameter		Value		Uni

Parameter	Value	Unit
$V_{ extsf{DS}}$	150	V
R <sub>DS(on),max</sub>	16	m $Ω$
I <sub>D</sub>	56	Α
Q <sub>rr</sub>	25.7	nC









Type / Ordering Code	Package	Marking	Related Links
BSC160N15NS5	PG-TDSON-8	160N15NS	-

## OptiMOS<sup>™</sup> 5 Power-Transistor, 150 V BSC160N15NS5



## **Table of Contents**

Description	. 1
Maximum ratings	. 3
Thermal characteristics	. 3
Electrical characteristics	. 3
Electrical characteristics diagrams	. 5
Package Outlines	. 9
Revision History	12
Trademarks	12
Disclaimer	12

## OptiMOS<sup>™</sup> 5 Power-Transistor, 150 V **BSC160N15NS5**



## 1 Maximum ratings at $T_A$ =25 °C, unless otherwise specified

Table 2 **Maximum ratings** 

Dougnoston	Comple al	Values			11	N / T
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current	I <sub>D</sub>	-	-	56 36	А	T <sub>C</sub> =25 °C T <sub>C</sub> =100 °C
Pulsed drain current <sup>1)</sup>	I <sub>D,pulse</sub>	-	-	224	Α	T <sub>C</sub> =25 °C
Avalanche energy, single pulse <sup>2)</sup>	E <sub>AS</sub>	-	-	43	mJ	$I_{\rm D}$ =50 A, $R_{\rm GS}$ =25 $\Omega$
Gate source voltage	V <sub>GS</sub>	-20	-	20	V	-
Power dissipation	P <sub>tot</sub>	-	-	96	W	T <sub>C</sub> =25 °C
Operating and storage temperature	T <sub>j</sub> , T <sub>stg</sub>	-55	-	150	°C	IEC climatic category; DIN IEC 68-1: 55/150/56

#### 2 Thermal characteristics

Table 3 Thermal characteristics

Davamatar	Cumhal	Values			11:4	Nata / Tank Canadikina
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Thermal resistance, junction - case	$R_{thJC}$	-	0.78	1.3	K/W	-
, 6 cm <sup>2</sup> cooling area <sup>3)</sup>	$R_{thJA}$	-	-	50	K/W	-

### **Electrical characteristics**

at  $T_j$ =25 °C, unless otherwise specified

Table 4 **Static characteristics** 

Davamatav	Cymah al	Values			l lmi4	Nata / Taat Candition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	$V_{(BR)DSS}$	150	-	-	V	$V_{GS}$ =0 V, $I_D$ =1 mA
Gate threshold voltage	$V_{\mathrm{GS(th)}}$	3.0	3.8	4.6	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =60 μA
Zero gate voltage drain current	I <sub>DSS</sub>	-	0.1 10	1 100	μΑ	V <sub>DS</sub> =120 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =25 °C V <sub>DS</sub> =120 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =125 °C
Gate-source leakage current	I <sub>GSS</sub>	-	1	100	nA	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V
Drain-source on-state resistance	R <sub>DS(on)</sub>	-	13.7 15.1	16 18.5	mΩ	V <sub>GS</sub> =10 V, I <sub>D</sub> =28 A, V <sub>GS</sub> =8 V, I <sub>D</sub> =14 A
Gate resistance <sup>4)</sup>	R <sub>G</sub>	-	1	1.5	Ω	-
Transconductance	$g_{fs}$	20	40	_	S	$ V_{DS}  > 2 I_D R_{DS(on)max}, I_D = 28 A$

<sup>1)</sup> See Diagram 3 for more detailed information

<sup>&</sup>lt;sup>2)</sup> See Diagram 13 for more detailed information
<sup>3)</sup> Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm<sup>2</sup> (one layer, 70 µm thick) copper area for drain connection.

PCB is vertical in still air.

4) Defined by design. Not subject to production test

# OptiMOS<sup>™</sup> 5 Power-Transistor, 150 V BSC160N15NS5



Table 5 Dynamic characteristics

Paramatan.	C	Values			11:4	Note / Total Constitution
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance <sup>1)</sup>	Ciss	-	1370	1820	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =75 V, f=1 MHz
Output capacitance <sup>1)</sup>	Coss	-	341	454	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =75 V, f=1 MHz
Reverse transfer capacitance <sup>1)</sup>	Crss	-	9.6	17	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =75 V, f=1 MHz
Turn-on delay time	$t_{\rm d(on)}$	-	9.6	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =28 A, $R_{\rm G,ext}$ =3 $\Omega$
Rise time	t <sub>r</sub>	-	3	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =28 A, $R_{\rm G,ext}$ =3 $\Omega$
Turn-off delay time	$t_{ m d(off)}$	-	10.8	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =28 A, $R_{\rm G,ext}$ =3 $\Omega$
Fall time	t <sub>f</sub>	-	2.6	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =28 A, $R_{\rm G,ext}$ =3 $\Omega$

Table 6 Gate charge characteristics<sup>2)</sup>

Devementer	Cymah al	Values			11	Nata / Tank Oan dikian
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	$Q_{gs}$	-	8	-	nC	$V_{DD}$ =75 V, $I_{D}$ =28 A, $V_{GS}$ =0 to 10 V
Gate to drain charge <sup>1)</sup>	$Q_{\mathrm{gd}}$	-	4	5.9	nC	$V_{DD}$ =75 V, $I_{D}$ =28 A, $V_{GS}$ =0 to 10 V
Switching charge	Q <sub>sw</sub>	-	7.8	-	nC	$V_{DD}$ =75 V, $I_{D}$ =28 A, $V_{GS}$ =0 to 10 V
Gate charge total <sup>1)</sup>	Qg	-	19	23.1	nC	$V_{DD}$ =75 V, $I_{D}$ =28 A, $V_{GS}$ =0 to 10 V
Gate plateau voltage	V <sub>plateau</sub>	-	5.8	-	V	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =28 A, $V_{\rm GS}$ =0 to 10 V
Output charge <sup>1)</sup>	Qoss	-	51	68.2	nC	V <sub>DD</sub> =75 V, V <sub>GS</sub> =0 V


## Table 7 Reverse diode


Parameter	Symbol	Values			Unit	Note / Test Condition	
raiailletei	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continous forward current	Is	-	-	66	Α	T <sub>C</sub> =25 °C	
Diode pulse current	I <sub>S,pulse</sub>	-	-	224	Α	T <sub>C</sub> =25 °C	
Diode forward voltage	<b>V</b> <sub>SD</sub>	-	0.88	1.2	V	V <sub>GS</sub> =0 V, I <sub>F</sub> =28 A, T <sub>j</sub> =25 °C	
Reverse recovery time <sup>1)</sup>	$t_{rr}$	-	30.5	61	ns	$V_R$ =75 V, $I_F$ =28, d $i_F$ /d $t$ =100 A/ $\mu$ s	
Reverse recovery charge <sup>1)</sup>	Q <sub>rr</sub>	-	25.7	51.4	nC	$V_R$ =75 V, $I_F$ =28, $di_F/dt$ =100 A/ $\mu$ s	

Defined by design. Not subject to production test See "Gate charge waveforms" for parameter definition





## 4 Electrical characteristics diagrams






























## 5 Package Outlines



1) EXCLUDING MOLD FLASH
2) REMOVAL ON MOLD GATE
INTRUSION 0.1 MM
PROTRUSION 0.1 MM
LEAD LENGTH UP TO ANTI FLASH LINE
ALL METAL SURFACES ARE PLATED, EXCEPT AREA OF CUT

DIMENSION	MILLIM	ETERS	
DIMENSION	MIN.	MAX.	
Α	0.90	1.20	
A1	0.15	0.35	
b	0.34	0.54	
D	4.80	5.35	
D1	3.90	4.40	
D2	0.03	0.23	
E	5.70	6.10	
E1	5.90	6.42	
E2	3.88	4.31	
е	1.	27	
L	0.45	0.71	
М	0.45	0.69	

<b>DOCUMENT NO.</b> Z8B00003332						
REVISION 07						
SCALE 10:1						
٥	1 I	2 	3mm 			
EUI	ROPEAN	PROJE	CTION			
			)			
ISSUE DATE 06.06.2019						

Figure 1 Outline PG-TDSON-8, dimensions in mm







Figure 2 Outline Boardpads (TDSON-8), dimensions in mm





Dimension in mm

Figure 3 Outline Tape (TDSON-8)

# OptiMOS $^{\text{TM}}$ 5 Power-Transistor , 150 V BSC160N15NS5



### **Revision History**

BSC160N15NS5

Revision: 2021-05-20, Rev. 2.4

#### **Previous Revision**

Revision	Date	Subjects (major changes since last revision)
2.0	2015-09-23	Release of final version
2.1	2015-10-12	Rev. 2.1
2.2	2016-01-22	Update Diagram 13
2.3	2020-02-19	Update package drawings
2.4	2021-05-20	Update Diagram 11 and forward current

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2020 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.