

MOSFET

OptiMOS[™] 5 Power-Transistor, 25 V

Features


- Lowest on-resistance $R_{\text{DS(on)}}$ in a 2x2 package
- Superior thermal resistance for a 2x2 package
 Optimized for highest performance and power density
 100% avalanche tested
- N-channel
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21


Product validation

Fully qualified according to JEDEC for Industrial Applications

Table 1 **Kev Performance Parameters**

1 di 5 di 1 di 1 di 1 di 1 di 1 di 1 di								
Parameter	Value	Unit						
V _{DS}	25	V						
R _{DS(on),max}	2.4	mΩ						
I_{D}	103	A						
Q _{oss}	9.3	nC						
Q _G (0V4.5V)	6.5	nC						











Type / Ordering Code	Package	Marking	Related Links
ISK024NE2LM5	PG-VSON-6	24E2	-

OptiMOS[™] 5 Power-Transistor, 25 V



Table of Contents

Description
Maximum ratings 3
Thermal characteristics
Electrical characteristics
Electrical characteristics diagrams
Package Outlines
Revision History
Trademarks
Disclaimer

OptiMOS[™] 5 Power-Transistor, 25 V ISK024NE2LM5



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatan	0		Value	s	11:4		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current ¹⁾	ID	- - -	-	103 65 20	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =4.5 V, $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =60 °C/W ²⁾	
Pulsed drain current ³⁾	I _{D,pulse}	-	-	410	Α	<i>T</i> _A =25 °C	
Avalanche energy, single pulse ⁴⁾	E AS	-	-	7	mJ	$I_{\rm D}$ =20 A, $R_{\rm GS}$ =25 Ω	
Gate source voltage	V _{GS}	-16	-	16	V	-	
Power dissipation	P _{tot}	-	-	39 2.1	W	T _C =25 °C T _A =25 °C, R _{thJA} =60 °C/W ²⁾	
Operating and storage temperature	T _j , T _{stg}	-55	-	150	°C	-	

Thermal characteristics

at T_j=25 °C, unless otherwise specified

Table 3 **Thermal characteristics**

Parameter	Symbol		Values		Unit	Note / Test Condition
Farameter	Symbol	Min. Typ. Max.	Offic	Note / Test Condition		
Thermal resistance, junction - case, bottom	R _{thJC}	-	1.6	3.2	°C/W	-
Device on PCB, 6 cm² cooling area ²⁾	R _{thJA}	-	-	60	°C/W	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions. $^{2)}$ Device on 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain

connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

⁴⁾ See Diagram 13 for more detailed information

OptiMOS[™] 5 Power-Transistor, 25 V ISK024NE2LM5



Electrical characteristics

at T_j=25 °C, unless otherwise specified

Static characteristics Table 4

Paramatan.	0		Values	s		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	25	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	V _{GS(th)}	1.2	1.6	2.0	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 250 \ \mu {\rm A}$
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =20 V, V _{GS} =0 V, T _j =25 °C V _{DS} =20 V, V _{GS} =0 V, T _j =125 °C
Gate-source leakage current	I_{GSS}	-	10	100	nA	V _{GS} =16 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	2.0 2.7	2.4 3.4	mΩ	V _{GS} =10 V, I _D =20 A V _{GS} =4.5 V, I _D =20 A
Gate resistance ¹⁾	R _G	-	0.7	1.2	Ω	-
Transconductance	g_{fs}	-	98	-	S	$ V_{DS} \ge 2 I_D R_{DS(on)max}, I_D = 20 \text{ A}$

Table 5 **Dynamic characteristics**

Devementar	Cymahal	Values			11	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance ¹⁾	C _{iss}	-	930	1200	pF	V _{GS} =0 V, V _{DS} =12 V, <i>f</i> =1 MHz	
Output capacitance ¹⁾	Coss	-	400	520	pF	V _{GS} =0 V, V _{DS} =12 V, f=1 MHz	
Reverse transfer capacitance ¹⁾	C _{rss}	-	39	68	pF	V _{GS} =0 V, V _{DS} =12 V, <i>f</i> =1 MHz	
Turn-on delay time	$t_{\sf d(on)}$	-	7.2	-	ns	$V_{\rm DD}$ =12 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω	
Rise time	t _r	-	1.6	-	ns	$V_{\rm DD}$ =12 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω	
Turn-off delay time	$t_{\sf d(off)}$	-	14.6	-	ns	$V_{\rm DD}$ =12 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω	
Fall time	t _f	-	1.6	-	ns	$V_{\rm DD}$ =12 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω	

Table 6 Gate charge characteristics²⁾

Parameter	Oh a l	Values			T	N	
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q_{gs}	-	2.3	3.0	nC	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 4.5 V	
Gate charge at threshold	$Q_{g(th)}$	-	1.5	2.0	nC	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 4.5 V	
Gate to drain charge	$Q_{ m gd}$	-	1.4	2.1	nC	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 4.5 V	
Switching charge	Q_{sw}	-	2.2	3.2	nC	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 4.5 V	
Gate charge total	Qg	-	6.5	9.7	nC	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 4.5 V	
Gate plateau voltage	V _{plateau}	-	2.4	-	V	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 4.5 V	
Gate charge total	Qg	-	14.0	18.6	nC	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V	
Output charge	Qoss	-	9.3	12.4	nC	V _{DD} =12 V, V _{GS} =0 V	

¹⁾ Defined by design. Not subject to production test.
²⁾ See figure 16 for gate charge parameter definition. Defined by design, not subject to production test

OptiMOS[™] 5 Power-Transistor, 25 V





Table 7 Reverse diode

Developer	Cumbal		Values			Nata (Tast Canalities	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	Is	-	-	37	Α	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	410	Α	T _C =25 °C	
Diode forward voltage	V _{SD}	-	0.81	1.0	V	V _{GS} =0 V, I _F =20 A, T _j =25 °C	
Reverse recovery time ¹⁾	t _{rr}	-	23.6	47.2	ns	V _R =12 V, I _F =20 A, di _F /dt=100 A/μs	
Reverse recovery charge ¹⁾	Qrr	-	15.2	30.4	nC	V _R =12 V, I _F =20 A, d <i>i</i> _F /d <i>t</i> =100 A/μs	





4 Electrical characteristics diagrams






























5 Package Outlines



PACKAGE - GROUP NUMBER:	PG-VSC	N-6-U02				
DIMENSIONS	MILLIMETERS		DIMENSIONS	MILLIM	ETERS	
DIMENSIONS	MIN.	MAX.	DIMENSIONS	MIN.	MAX.	
Α		0.90	L	0.20	0.30	
A1		0.05	L1	1.29	1.49	
b	0.20	0.40	L2	0.13	0.33	
С	(0.20)		R	(0.08)		
D	1.90	2.10	R1	(0.20)		
D1	1.10	1.30	N	6		
E	1.90	2.10	aaa	0.08		
E1	0.90	1.10	bbb	0.	10	
е	0.	65				
K	0.05					
K1	0.26					
K2	0.42					
K3	0.10	0.30				

NOTE: DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS

Figure 1 Outline PG-VSON-6, dimensions in mm

OptiMOS[™] 5 Power-Transistor, 25 V ISK024NE2LM5



Revision History

ISK024NE2LM5

Revision: 2024-01-08, Rev. 2.2

Previous Revision

Trovida Novidion							
Revision	Date	Subjects (major changes since last revision)					
2.0	2020-09-14	Release of final version					
2.1	2023-06-05	Update RthJC, current rating, Ptot, Rds(on)typ, Gfs, Capacitances and Gate charges					
2.2	2024-01-08	Update POD					

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2024 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.