


DIGITAL AUDIO MOSFET


IRFB4212PbF

Features

- Key parameters optimized for Class-D audio amplifier applications
- Low R_{DSON} for improved efficiency
- Low Q_G and Q_{SW} for better THD and improved efficiency
- Low Q_{RR} for better THD and lower EMI
- 175°C operating junction temperature for ruggedness
- Can deliver up to 150W per channel into 4Ω load in half-bridge topology

Key Parameters					
V_{DS}	100	٧			
R _{DS(ON)} typ. @ 10V	72.5	mΩ			
Q _g typ.	15	nC			
Q _{sw} typ.	8.3	nC			
R _{G(int)} typ.	2.2	Ω			
T _J max	175	°C			





Description

This Digital Audio MOSFET is specifically designed for Class-D audio amplifier applications. This MOSFET utilizes the latest processing techniques to achieve low on-resistance per silicon area. Furthermore, Gate charge, body-diode reverse recovery and internal Gate resistance are optimized to improve key Class-D audio amplifier performance factors such as efficiency, THD and EMI. Additional features of this MOSFET are 175°C operating junction temperature and repetitive avalanche capability. These features combine to make this MOSFET a highly efficient, robust and reliable device for ClassD audio amplifier applications.

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	100	V
V_{GS}	Gate-to-Source Voltage	±20	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	18	Α
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	13	
I _{DM}	Pulsed Drain Current ①	57	
P _D @T _C = 25°C	Power Dissipation	60	W
P _D @T _C = 100°C	Power Dissipation	30	
	Linear Derating Factor	0.4	W/°C
T _J	Operating Junction and	-55 to + 175	°C
T _{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	200	
	(1.6mm from case)	300	
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ④		2.5	
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient ④		62	

Notes ① through ⑤ are on page 2

www.irf.com

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	100			٧	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta \mathrm{BV}_{\mathrm{DSS}}/\Delta \mathrm{T}_{\mathrm{J}}$	Breakdown Voltage Temp. Coefficient		0.09		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		58	72.5	mΩ	V _{GS} = 10V, I _D = 13A ③
$V_{GS(th)}$	Gate Threshold Voltage	3.0		5.0	٧	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Coefficient		-13		mV/°C	
I _{DSS}	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 100V, V_{GS} = 0V$
			_	250		$V_{DS} = 100V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			200	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-200		V _{GS} = -20V
g fs	Forward Transconductance	11			S	$V_{DS} = 50V, I_{D} = 13A$
Q_g	Total Gate Charge		15	23		
Q _{gs1}	Pre-Vth Gate-to-Source Charge		3.3			$V_{DS} = 80V$
Q_{gs2}	Post-Vth Gate-to-Source Charge		1.4		nC	V _{GS} = 10V
Q_{gd}	Gate-to-Drain Charge		6.9			I _D = 13A
Q_godr	Gate Charge Overdrive		3.4			See Fig. 6 and 19
Q _{sw}	Switch Charge ($Q_{gs2} + Q_{gd}$)		8.3			
R _{G(int)}	Internal Gate Resistance		2.2		Ω	
$t_{d(on)}$	Turn-On Delay Time		7.7			$V_{DD} = 50V, V_{GS} = 10V$ ③
t _r	Rise Time		28			I _D = 13A
$t_{d(off)}$	Turn-Off Delay Time		14		ns	$R_G = 2.5\Omega$
t _f	Fall Time		3.9			
C _{iss}	Input Capacitance		550			$V_{GS} = 0V$
C _{oss}	Output Capacitance		66		pF	$V_{DS} = 50V$
C _{rss}	Reverse Transfer Capacitance		35			f = 1.0 MHz, See Fig.5
C _{oss}	Effective Output Capacitance		350			$V_{GS} = 0V$, $V_{DS} = 0V$ to $80V$
L _D	Internal Drain Inductance		4.5			Between lead,
					nΗ	6mm (0.25in.)
L _S	Internal Source Inductance		7.5			from package
						and center of die contact

Avalanche Characteristics

	Parameter	Тур.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy®		25	mJ
I _{AR}	Avalanche Current ⑤	See Fig. 14, 15, 17a, 17b		Α
E _{AR}	Repetitive Avalanche Energy ©			mJ

Diode Characteristics

Siede Ghardeneties							
	Parameter	Min.	Тур.	Max.	Units	Conditions	
I _S @ T _C = 25°C	Continuous Source Current			18		MOSFET symbol	
	(Body Diode)				Α	showing the	
I _{SM}	Pulsed Source Current			57		integral reverse	
	(Body Diode) ①					p-n junction diode.	
V_{SD}	Diode Forward Voltage			1.3	٧	$T_J = 25^{\circ}C, I_S = 13A, V_{GS} = 0V$ ③	
t _{rr}	Reverse Recovery Time		41	62	ns	$T_J = 25^{\circ}C, I_F = 13A$	
Q_{rr}	Reverse Recovery Charge		69	100	nC	di/dt = 100A/μs ③	

Notes:

2

- ① Repetitive rating; pulse width limited by max. junction temperature. ④ R_{θ} is measured at T_J of approximately 90°C.
- ② Starting $T_J = 25$ °C, L = 0.32mH, $R_G = 25\Omega$, $I_{AS} = 13$ A.
- 3 Pulse width \leq 400 μ s; duty cycle \leq 2%.

- ⑤ Limited by Tjmax. See Figs. 14, 15, 17a, 17b for repetitive avalanche information




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs.Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs.Gate-to-Source Voltage

IRFB4212PbF

International TOR Rectifier




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 8. Maximum Safe Operating Area




Fig 10. Threshold Voltage vs. Temperature





Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



IRFB4212PbF






Fig 12. On-Resistance Vs. Gate Voltage

Fig 13. Maximum Avalanche Energy Vs. Drain Current




Fig 14. Typical Avalanche Current Vs. Pulsewidth




Fig 15. Maximum Avalanche Energy Vs. Temperature www.irf.com

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- Avalanche failures assumption:
 Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 17a, 17b.
- P_{D (ave)} = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).

 t_{av} = Average time in avalanche.

 $D = Duty cycle in avalanche = t_{av} \cdot f$

 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see figure 11)

$$P_{D (ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$
 $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$
 $E_{AS (AR)} = P_{D (ave)} \cdot t_{av}$




Fig 16. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 17a. Unclamped Inductive Test Circuit




Fig 18a. Switching Time Test Circuit




Fig 19a. Gate Charge Test Circuit




Fig 17b. Unclamped Inductive Waveforms




Fig 18b. Switching Time Waveforms






Fig 19b Gate Charge Waveform

IRFB4212PbF

TO-220AB Package Outline (Dimensions are shown in millimeters (inches))





ΝO	TES:	

- 1 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
 LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
- DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH
 SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE
 MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

5 DIMENSION 61 & c1 APPLY TO BASE METAL ONLY.

6 CONTROLLING DIMENSION : INCHES.

- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- 8 DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING

		DIME	NISI	าพร	
٠	IIIOOLATIOII	INCEGULANTIES	AIL	ALLOWED.	
ς	INGLILATION	IRREGULARITIES	ΔRF	ALLOWED	

SYMBOL	MILLIM	ETERS	INC		
	MIN.	MAX.	MIN.	MAX.	NOTES
Α	3.56	4.82	.140	.190	
A1	0.51	1.40	.020	.055	
A2	2.04	2.92	.080	.115	
b	0.38	1.01	.015	.040	
ь1	0.38	0.96	.015	.038	5
b2	1.15	1.77	.045	.070	
b3	1.15	1.73	.045	.068	
С	0.36	0.61	.014	.024	
c1	0.36	0.56	.014	.022	5
D	14.22	16.51	.560	.650	4
D1	8.38	9.02	.330	,355	
D2	12.19	12.88	.480	.507	7
Ε	9.66	10.66	.380	.420	4,7
E1	8.38	8.89	.330	.350	7
e	2.54	BSC	.100 BSC		
e1	5.	08	.200	BSC	
H1	5.85	6.55	.230	.270	7,8
L	12.70	14.73	.500	.580	
L1	-	6.35	-	.250	3
øΡ	3.54	4.08	.139	.161	
Q	2.54	3.42	.100	.135	
ø	90*-	-93*	90*-	-93*	
			H		

LEAD ASSIGNMENTS

<u>HEXFET</u> 1.- GATE

.- DRAIN .- SOURCE

IGBTs, CoPACK

1,- GATE 2,- COLLECTOR 3,- EMITTER

DIODES

1.- ANODE/OPEN 2.- CATHODE 3.- ANODE


TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010 LOT CODE 1789

ASSEMBLED ON WW 19, 2000

IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"



TO-220AB packages are not recommended for Surface Mount Application.

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 9/05

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.