

# MOSFET - Power, Single N-Channel 40 V, 9.5 mΩ, 43 A

## 40 v, 9.5 mg, 43 A NVTYS010N04CL

#### **Features**

- Small Footprint (3.3 x 3.3 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	40	V
Gate-to-Source Voltage	Э		V <sub>GS</sub>	±20	V
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	43	Α
Current R <sub>θJC</sub> (Notes 1, 2, 3, 4)	Steady	T <sub>C</sub> = 100°C		30	
Power Dissipation	State	T <sub>C</sub> = 25°C	$P_{D}$	32	W
R <sub>θJC</sub> (Notes 1, 2, 3)		T <sub>C</sub> = 100°C		16	
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	13	Α
Current R <sub>θJA</sub> (Notes 1, 3, 4)	Steady	T <sub>A</sub> = 100°C		9.4	
Power Dissipation	State	T <sub>A</sub> = 25°C	$P_{D}$	3.0	W
R <sub>θJA</sub> (Notes 1, 3)		T <sub>A</sub> = 100°C		1.5	
Pulsed Drain Current	$T_A = 25$	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	162	Α
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Source Current (Body Diode)			IS	26	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 2.2 A)			E <sub>AS</sub>	57	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)


Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 3)	$R_{\theta JC}$	4.8	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	49.3	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi ( $\Psi$ ) is used as required per JESD51–12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Continuous DC current rating. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

1

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
40 V	9.5 m $\Omega$ @ 10 V	43 A
40 V	15.5 m $\Omega$ @ 4.5 V	45 K

#### N-Channel





LFPAK8 3.3x3.3 CASE 760AD

#### MARKING DIAGRAM

010N 04CL AWLYW

010N04CL = Specific Device Code

A = Assembly Location

WL = Wafer Lot Y = Year WW = Work Week

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
OFF CHARACTERISTICS					•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	40			V	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V}, T_{J} = 25^{\circ}\text{C}$			10	μΑ	
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V, T <sub>J</sub> = 125°C			250		
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA	
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 20 \mu A$	1.2		2.2	V	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A		7.9	9.5	mΩ	
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 10 A		12.4	15.5		
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 20 A		43		S	
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>iss</sub>	$V_{GS} = 0 \text{ V, } f = 1.0 \text{ MHz,}$		710		pF	
Output Capacitance	C <sub>oss</sub>	V <sub>DS</sub> = 25 V		261			
Reverse Transfer Capacitance	C <sub>rss</sub>	1		12			
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 32 V, I <sub>D</sub> = 20 A		5.5		nC	
Threshold Gate Charge	Q <sub>G(TH)</sub>	1		1.2		nC	
Gate-to-Source Charge	$Q_{GS}$	]		2.1			
Gate-to-Drain Charge	$Q_{GD}$	]		2			
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32 V, I <sub>D</sub> = 20 A		12		nC	
SWITCHING CHARACTERISTICS (No	ote 6)						
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 32 \text{ V},$ $I_D = 20 \text{ A}, R_G = 1.0 \Omega$		9.0		ns	
Rise Time	t <sub>r</sub>	$I_D = 20 \text{ A}, H_G = 1.0 \Omega$		4			
Turn-Off Delay Time	t <sub>d(off)</sub>	]		12			
Fall Time	t <sub>f</sub>			4			
DRAIN-SOURCE DIODE CHARACTER	RISTICS						
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 \text{ V}, I_S = 10 \text{ A}, T_J = 25^{\circ}\text{C}$		8.0	1.2	V	
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 10 A, T <sub>J</sub> = 125°C		0.7			
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V}, dl_S/dt = 100 \text{ A}/\mu\text{s},$		21		ns	
Charge Time	t <sub>a</sub>	I <sub>S</sub> = 20 A		10			
Discharge Time	t <sub>b</sub>	]		11			
Reverse Recovery Charge	$Q_{RR}$	] [		6		nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

6. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 5. On-Resistance Variation with **Temperature** 

T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

75

100

125

150 175

50

-50

-25

0

25

V<sub>DS</sub>, REVERSE VOLTAGE (V) Figure 6. Reverse Leakage Current vs. Voltage

20

25

35

40

10

15

#### **TYPICAL CHARACTERISTICS**




Figure 11. Maximum Rated Forward Biased Safe Operating Area

V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE(V)

TIME IN AVALANCHE (s) Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche

#### **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Characteristics


#### **DEVICE ORDERING INFORMATION**


Device	Marking	Package	Shipping <sup>†</sup>
NVTYS010N04CLTWG	010N 04CL	LFPAK33	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.










SCALE: 2:1





#### LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

#### LFPAK8 3.3x3.3, 0.65P CASE 760AD ISSUE E

**DATE 16 NOV 2020** 





**BOTTOM VIEW** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS, MOLD FLASH, PROTRUSIONS OR BURRS SHALL NOT EXCEED 0.150mm PER SIDE.
- 4. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- DATUMS A AND B ARE DETERMINED AT DATUM PLANE H
- OPTIONAL MOLD FEATURE.

MID	MILLIMETERS			
Z IIVI	MIN.	NOM.	MAX.	
Α	0.95	1.05	1.15	
A1	0.00	0.05	0.10	
A2	0.95	1.00	1.05	
А3		0.15 REI	F	
b	0.27	0.32	0.37	
С	0.12	0.17	0.22	
c2	0.12	0.17	0.22	
D1	2.50	2.60	2.70	
D2	1.82	1.92	2.02	
D3	1.46	1.56	1.66	
D4	0.20	0.25	0.30	
Е	3.20	3.30	3.40	
E1	3.00	3.10	3.20	
E2	2.15	2.25	2.35	
е	(	0.65 BSC	;	
Н	3.20	3.30	3.40	
L	0.25	0.37	0.50	
L1	0.48	0.58	0.68	
L2	0.35	0.45	0.55	
Q	0.45	0.50	0.55	
θ	0°	4°	8°	

#### **GENERIC MARKING DIAGRAM\***

XXXXX XXXXX **AWLYW** 

XXXX = Specific Device Code = Assembly Location

WL = Wafer Lot = Year W = Work Week

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON05544H	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	LFPAK8 3.3x3.3, 0.65P		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales