

MOSFET

OptiMOS[™] 5 Power-Transistor, 25 V

Features


- Very low on-resistance $R_{\rm DS(on)}$ @ $V_{\rm GS}$ =4.5 V • 100% avalanche tested
- Superior thermal resistance
- N-channel
- Pb-free lead plating; RoHS compliant
 Halogen-free according to IEC61249-2-21


Product validation

Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters**

- and the state of							
Parameter	Value	Unit					
V _{DS}	25	V					
$R_{DS(on),max}$	0.65	mΩ					
I _D	298	A					
Qoss	41	nC					
Q _G (0V4.5V)	29	nC					











Type / Ordering Code	Package	Marking	Related Links
IQE006NE2LM5	PG-TSON-8-4	006E2L5	-

OptiMOSTM 5 Power-Transistor, 25 V IQE006NE2LM5



Table of Contents

escription1
aximum ratings 3
ermal characteristics
ectrical characteristics
ectrical characteristics diagrams 6
nckage Outlines
evision History
ademarks13
sclaimer

OptiMOS[™] 5 Power-Transistor, 25 V IQE006NE2LM5



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatar	0 b a l	Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current ¹⁾	I _D	- - -	- - -	298 188 41	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =4.5 V, $T_{\rm A}$ =25 °C, $R_{\rm THJA}$ =60 °C/W ²)
Pulsed drain current ³⁾	$I_{D,pulse}$	-	-	1192	Α	<i>T</i> _A =25 °C
Avalanche energy, single pulse ⁴⁾	E AS	-	-	140	mJ	$I_{\rm D}$ =20 A, $R_{\rm GS}$ =25 Ω
Gate source voltage	V _{GS}	-16	-	16	V	-
Power dissipation	P _{tot}	-	-	89 2.1	W	T _C =25 °C T _A =25 °C, R _{THJA} =60 °C/W ²⁾
Operating and storage temperature	$T_{\rm j},~T_{\rm stg}$	-55	-	150	°C	IEC climatic category; DIN IEC 68-1 55/150/56

2 Thermal characteristics

Table 3 **Thermal characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
Farameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Thermal resistance, junction - case	R _{thJC}	-	-	1.4	°C/W	-
Device on PCB, 6 cm² cooling area	R _{thJA}	-	-	60	°C/W	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature at 25°C. For higher case temperature please refer to Diagram 2. De-rating will be required based on the actual

environmental conditions.

2) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

4) See Diagram 13 for more detailed information

OptiMOS[™] 5 Power-Transistor, 25 V IQE006NE2LM5



3 Electrical characteristics

at T_j=25 °C, unless otherwise specified

Table 4 Static characteristics

Danamatan	0	Values				
Parameter	Symbol	Min.	Тур. Мах.		Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	25	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	V _{GS(th)}	1.2	1.6	2	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 250 \ \mu {\rm A}$
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =20 V, V _{GS} =0 V, T _j =25 °C V _{DS} =20 V, V _{GS} =0 V, T _j =125 °C
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =16 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	0.50 0.65	0.65 0.80	mΩ	V _{GS} =10 V, I _D =20 A V _{GS} =4.5 V, I _D =20 A
Gate resistance ¹⁾	R _G	-	0.7	1.2	Ω	-
Transconductance	g fs	-	220	-	S	$ V_{DS} \ge 2 I_D R_{DS(on)max}, I_D = 20 \text{ A}$

Table 5 Dynamic characteristics

Devementar	Complete	Values			11	Nata / Table Open distant
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance ¹⁾	Ciss	-	4100	5453	pF	V _{GS} =0 V, V _{DS} =12 V, <i>f</i> =1 MHz
Output capacitance ¹⁾	Coss	-	1700	2261	pF	V _{GS} =0 V, V _{DS} =12 V, f=1 MHz
Reverse transfer capacitance ¹⁾	C _{rss}	-	130	195	pF	V _{GS} =0 V, V _{DS} =12 V, <i>f</i> =1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	5.3	-	ns	$V_{\rm DD}$ =12 V, $V_{\rm GS}$ =4.5 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω
Rise time	t _r	-	2.6	-	ns	$V_{\rm DD}$ =12 V, $V_{\rm GS}$ =4.5 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω
Turn-off delay time	$t_{\sf d(off)}$	-	27.0	-	ns	$V_{\rm DD}$ =12 V, $V_{\rm GS}$ =4.5 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω
Fall time	t _f	-	5.3	-	ns	$V_{\rm DD}$ =12 V, $V_{\rm GS}$ =4.5 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω

Table 6 Gate charge characteristics²⁾

Parameter	Cumbal	Values			11	Nata / Tast Candition
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q_{gs}	-	9.2	-	nC	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 4.5 V
Gate charge at threshold	$Q_{g(th)}$	-	5.8	-	nC	V_{DD} =12 V, I_{D} =20 A, V_{GS} =0 to 4.5 V
Gate to drain charge ¹⁾	Q _{gd}	-	5.6	8.4	nC	V _{DD} =12 V, I _D =20 A, V _{GS} =0 to 4.5 V
Switching charge	Q _{sw}	-	9.0	-	nC	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 4.5 V
Gate charge total ¹⁾	Qg	-	28.5	37.9	nC	V_{DD} =12 V, I_{D} =20 A, V_{GS} =0 to 4.5 V
Gate plateau voltage	V _{plateau}	-	2.2	-	V	V _{DD} =12 V, I _D =20 A, V _{GS} =0 to 4.5 V
Gate charge total ¹⁾	Qg	-	61.7	82.1	nC	V _{DD} =12 V, I _D =20 A, V _{GS} =0 to 10 V
Gate charge total, sync. FET	Q _{g(sync)}	-	60.4	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 10 V
Output charge	Qoss	-	41.3	-	nC	V _{DD} =12 V, V _{GS} =0 V

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOS[™] 5 Power-Transistor, 25 V IQE006NE2LM5





Table 7 Reverse diode

Doromotor	Symbol		Values			Note / Test Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continuous forward current	Is	-	-	83	Α	<i>T</i> _C =25 °C
Diode pulse current	I _{S,pulse}	-	-	1192	Α	T _C =25 °C
Diode forward voltage	V _{SD}	-	0.75	1	V	V _{GS} =0 V, I _F =20 A, T _j =25 °C
Reverse recovery charge	Qrr	-	25	-	nC	V _R =12 V, I _F =20 A, d <i>i</i> _F /d <i>t</i> =100 A/μs





4 Electrical characteristics diagrams






























5 Package Outlines



DIMENSION	MILLIM	ETERS				
DIVIENSION	MIN.	MAX.				
Α	-	1.10				
A1	-	0.05				
b	0.20	0.40				
С	0.	20				
D	3.	30				
D1	2.31	2.51				
E	3.30					
е	0.65					
L	0.35	0.55				
L1	0.10	0.30				
L2	0.40	0.60				
L3	1.35	1.55				
L4	0.26 0.46					
L5	0.84 1.04					
L6	0.77	0.97				

DOCUMENT NO. Z8B00198723			
REVISION 01			
SCALE 10:1			
0 1 2mm			
EUROPEAN PROJECTION			
ISSUE DATE 06.11.2019			

Figure 1 Outline PG-TSON-8-4, dimensions in mm






Figure 2 Outline Tape (PG-TSON-8-4)






Figure 3 Outline Boardpad (PG-TSON-8-4)

OptiMOS[™] 5 Power-Transistor, 25 V IQE006NE2LM5



Revision History

IQE006NE2LM5

Revision: 2020-03-16, Rev. 2.1

Provious Povision

FIEVIOUS REVISION						
Revision Date Subjects (major changes since last revision)						
2.0	2019-12-05	Release of final version				
2.1	2020-03-16	Update footnotes				

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2020 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.