

# AONS66405

40V N-Channel AlphaSGT™

# **General Description**

- AlphaSGT<sup>TM</sup> N-Channel Power MOSFET
- Low R<sub>DS(ON)</sub>\*Q<sub>OSS</sub> and optimised switching performance.
- RoHS 2.0 and Halogen-Free Compliant

# **Product Summary**

 $\begin{array}{lll} V_{DS} & 40V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 310A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 0.95 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 8V) & < 1.05 m\Omega \end{array}$ 

100% UIS Tested 100% Rg Tested

Form




**Minimum Order Quantity** 

# **Applications**

• Synchronous Rectification

**Orderable Part Number** 

BMS and Motor



Package Type

AONS66405 D		DFN 5x6	Tape & Reel	3000	
Absolute Maximum	Ratings T <sub>A</sub> =25°C unlo	ess otherwise not	red		
Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		$V_{DS}$	40	V	
Gate-Source Voltage		$V_{GS}$	±20	V	
Continuous Drain Current <sup>G</sup>	T <sub>C</sub> =25°C		310		
	T <sub>C</sub> =100°C	'D	230	A	
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	630	$\neg$	
Continuous Drain Current	T <sub>A</sub> =25°C		68	A	
	T <sub>A</sub> =70°C	IDSM	55	<b>–</b>	
Avalanche Current <sup>C</sup>		I <sub>AS</sub>	75	А	
Avalanche energy	L=0.3mH	E <sub>AS</sub>	844	mJ	
	T <sub>C</sub> =25°C	P <sub>D</sub>	215	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C	r <sub>D</sub>	86	VV	
	T <sub>A</sub> =25°C	D	7.3	W	
Power Dissipation <sup>A</sup>	T <sub>A</sub> =70°C	P <sub>DSM</sub>	4.7	VV	
Junction and Storage Temperature Range		$T_J$ , $T_{STG}$	-55 to 150	°C	

Thermal Characteristics							
Parameter	Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	t ≤ 10s	D	14	17	°C/W		
Maximum Junction-to-Ambient AD	Steady-State R <sub>θJA</sub>		40	50	°C/W		
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.43	0.58	°C/W		



#### Electrical Characteristics (T<sub>.I</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units			
STATIC PARAMETERS										
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D$ =250 $\mu$ A, $V_{GS}$ =0 $V$		40			V			
	Zara Cata Valtaga Drain Commant	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V				1				
I <sub>DSS</sub>	Zero Gate Voltage Drain Current		T <sub>J</sub> =55°C			5	μA			
$I_{GSS}$	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±20V				±100	nA			
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$		2.4	2.9	3.4	V			
		$V_{GS}$ =10V, $I_D$ =20A			0.75	0.95	mΩ			
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance		T <sub>J</sub> =125°C		1.1	1.4				
		$V_{GS}$ =8V, $I_D$ =20A			0.8	1.05	mΩ			
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =20A			117		S			
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V			0.7	1	V			
Is	Maximum Body-Diode Continuous Current					200	Α			
DYNAMIC	CPARAMETERS									
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =20V, f=1MHz			9700		pF			
C <sub>oss</sub>	Output Capacitance				1530		pF			
$C_{rss}$	Reverse Transfer Capacitance	7		100		pF				
$R_g$	Gate resistance	f=1MHz		0.6	1.2	1.9	Ω			
SWITCH	NG PARAMETERS									
Q <sub>g</sub> (10V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =20V, I <sub>D</sub> =20A			118	165	nC			
$Q_{gs}$	Gate Source Charge				35		nC			
$Q_{gd}$	Gate Drain Charge				7.6		nC			
Q <sub>oss</sub>	Output Charge	V <sub>GS</sub> =0V, V <sub>DS</sub> =20V			59		nC			
t <sub>D(on)</sub>	Turn-On DelayTime				24		ns			
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =20V, $R_L$ =1 $\Omega$ , $R_{GEN}$ =3 $\Omega$			8.5		ns			
$t_{D(off)}$	Turn-Off DelayTime				75.5		ns			
t <sub>f</sub>	Turn-Off Fall Time				8		ns			
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, di/dt=500A/μs			26		ns			
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, di/dt=500A/μs			106		nC			

A. The value of  $R_{\rm BJA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_{\rm A}$  =25° C. The Power dissipation P<sub>DSM</sub> is based on R <sub>⊕JA</sub> t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:

Rev.1.1: December 2023 www.aosmd.com Page 2 of 6

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(MAX)}$ =150° C. D. The  $R_{NJA}$  is the sum of the thermal impedance from junction to case  $R_{NJC}$  and case to ambient. E. The static characteristics in Figures 1 to 6 are obtained using <300 µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^{\circ}$  C.




## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



 $V_{\rm DS}$  (Volts) Figure 1: On-Region Characteristics (Note E)



V<sub>GS</sub> (Volts) Figure 2: Transfer Characteristics (Note E)



 ${\rm I_D}\left( {\rm A} \right)$  Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)






Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V<sub>GS</sub> (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)




## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





 $Q_g$  (nC) Figure 7: Gate-Charge Characteristics





T<sub>J(Max)</sub>=150° C

10

100

T<sub>C</sub>=25° C







500

400

12000

Figure 9: Maximum Forward Biased Safe Operating Area (Note F)







Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



T<sub>CASE</sub> (° C)
Figure 12: Power De-rating (Note F)



T<sub>CASE</sub> (° C)
Figure 13: Current De-rating (Note F)



V<sub>DS</sub> (Volts) Figure 14: Coss stored Energy





Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)



Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.1: December 2023 **www.aosmd.com** Page 6 of 6