

OptiMOS™-T2 Power-Transistor






Features


- Dual N-channel Normal Level Enhancement mode
- AEC Q101 qualified
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- RoHS compliant
- 100% Avalanche tested

Product Summary

V _{DS}	100	V
R _{DS(on),max} ³⁾	61	mΩ
I _D	16	Α

PG-TDSON-8





Туре	Package	Marking
IPG16N10S4-61	PG-TDSON-8	4N1061

Maximum ratings, at T_j =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current one channel active	I _D	T _C =25 °C, V _{GS} =10 V	16	А
		T _C =100 °C, V _{GS} =10 V ¹⁾	11	
Pulsed drain current ¹⁾ one channel active	I _{D,pulse}	-	64	
Avalanche energy, single pulse ^{1, 3)}	E _{AS}	/ _D =8A	33	mJ
Avalanche current, single pulse ³⁾	IAS	-	10	А
Gate source voltage	V_{GS}	-	±20	V
Power dissipation one channel active	P_{tot}	T _C =25 °C	29	W
Operating and storage temperature	$T_{\rm j}, T_{\rm stg}$	-	-55 +175	°C



Parameter	Symbol	Conditions	Values		Unit	
			min.	typ.	max.	
Thermal characteristics ¹⁾	-		-	-	-	-
Thermal resistance, junction - case	R_{thJC}	-	-	-	5.2	K/W
SMD version, device on PCB	R_{thJA}	minimal footprint	-	100	-	
		6 cm ² cooling area ²⁾	-	60	-	

Electrical characteristics, at $T_{\rm j}$ =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	$V_{(BR)DSS}$	V_{GS} =0V, I_D =1mA	100	1	-	V
Gate threshold voltage	$V_{GS(th)}$	$V_{\rm DS}=V_{\rm GS}, I_{\rm D}=9\mu{\rm A}$	2.0	2.8	3.5	
Zero gate voltage drain current ³⁾	I _{DSS}	$V_{\rm DS}$ =100V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =25°C	-	0.01	1	μΑ
		V_{DS} =100V, V_{GS} =0V, T_{j} =125°C ²⁾	-	1	100	
Gate-source leakage current ³⁾	$I_{\rm GSS}$	V _{GS} =20V, V _{DS} =0V	-	-	100	nA
Drain-source on-state resistance ³⁾	$R_{\mathrm{DS(on)}}$	V _{GS} =10V, I _D =16A	-	53	61	mΩ



Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Dynamic characteristics ¹⁾						
Input capacitance ³⁾	Ciss		-	374	580	pF
Output capacitance ³⁾	Coss	V_{GS} =0V, V_{DS} =25V, f=1MHz	-	120	240	
Reverse transfer capacitance ³⁾	C _{rss}		-	10	20	
Turn-on delay time	$t_{\sf d(on)}$		-	3	-	ns
Rise time	t_{r}	$V_{DD} = 50 \text{V}, \ V_{GS} = 10 \text{V},$	-	1	-	
Turn-off delay time	$t_{d(off)}$	$I_{\rm D}$ =16A, $R_{\rm G}$ =11 Ω	-	5	-	
Fall time	t_{f}		-	5	-	
Gate Charge Characteristics ^{1, 3)}						
Gate to source charge	Q _{gs}		-	2.0	3.0	nC
Gate to drain charge	Q _{gd}	$V_{\rm DD}$ =50V, $I_{\rm D}$ =16A, $V_{\rm GS}$ =0 to 10V	-	1.3	2.6	
Gate charge total	Qg		-	5.4	9.5	
Gate plateau voltage	V _{plateau}		-	5.4	-	V
Reverse Diode						
Diode continous forward current ¹⁾ one channel active	Is	T 25%	-	-	16	A
Diode pulse current ¹⁾ one channel active	I _{S,pulse}	-T _C =25°C	-	-	64	
Diode forward voltage	V_{SD}	V _{GS} =0V, I _F =16A, T _j =25°C	-	1.0	1.3	V
Reverse recovery time ¹⁾	t _{rr}	V_{R} =50V, I_{F} = I_{S} , di_{F}/dt =100A/ μ s	-	50	-	ns
Reverse recovery charge ^{1, 3)}	Q _{rr}		-	70	-	nC

¹⁾ Specified by design. Not subject to production test.

 $^{^{2)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.

³⁾ Per channel





1 Power dissipation

 $P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} \ge 6 \text{ V}; \text{ one channel active}$

2 Drain current

 $I_D = f(T_C)$; $V_{GS} \ge 6$ V; one channel active






3 Safe operating area


 $I_{\rm D}$ =f($V_{\rm DS}$); $T_{\rm C}$ =25°C; D=0; one channel active parameter: $t_{\rm p}$

4 Max. transient thermal impedance

 $Z_{thJC} = f(t_p)$

parameter: $D=t_p/T$








5 Typ. output characteristics³⁾

 $I_{D} = f(V_{DS}); T_{j} = 25 \text{ °C}$


parameter: V_{GS}



7 Typ. transfer characteristics³⁾

 $I_{D} = f(V_{GS}); V_{DS} = 6V$


parameter: T_i



6 Typ. drain-source on-state resistance³⁾

 $R_{DS(on)} = f(I_D); T_i = 25 \text{ °C}$


parameter: V_{GS}



8 Typ. drain-source on-state resistance³⁾

$$R_{DS(on)} = f(T_j); I_D = 16 \text{ A}; V_{GS} = 10 \text{ V}$$

 $\alpha = 0.4$






9 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

parameter: I_D

10 Typ. Capacitances³⁾

 $C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$





11 Typical forward diode characteristics³⁾


 $IF = f(V_{SD})$


parameter: T_i

12 Avalanche characteristics³⁾

 $I_{AS} = f(t_{AV})$

parameter: T_{j(start)}









13 Avalanche energy³⁾

$$E_{AS} = f(T_i), I_D = 8A$$



14 Drain-source breakdown voltage


$$V_{BR(DSS)} = f(T_j); I_D = 1 \text{ mA}$$




15 Typ. gate charge³⁾

 $V_{GS} = f(Q_{gate}); I_D = 16 A pulsed$

parameter: $V_{\rm DD}$



16 Gate charge waveforms





Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-08-24

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2022 Infineon Technologies AG

All Rights Reserved.

Do you have any questions about any aspect of this document?

Email: erratum@infineon.com

Document reference IPG16N10S4-61-Data-Sheet-11-Infineon

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of $% \left\{ 1\right\} =\left\{ 1\right\} \left\{ 1\right\} =\left\{ 1\right\} \left\{ 1\right\} \left\{$ conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party. In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in applications. The data contained in this document is

exclusively intended for technically trained staff. It is the responsibility of customer's For further information on technology, delivery terms and conditions and prices, please contact the Infineon Technologies (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact the nearest Infineon Technologies Office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.



Revision History

Version	Date	Changes
Revision 1.0	29.11.2011	Final Data Sheet
Revision 1.1	21.07.2014	Update of Coss, Ciss, Qgs, Qtot
Revision 1.2	24.08.2022	Diagram 8 Typ. drain-source on- state resistance: used α value clarified
Revision 1.21	19.08.2024	Package naming updated