

# MOSFET - POWERTRENCH®, N-Channel, DUAL COOL® 56

60 V, 108 A, 2.3 m $\Omega$ 

## **FDMS86500DC**

#### **General Description**

This N-Channel MOSFET is produced using onsemi's advanced POWERTRENCH® process. Advancements in both silicon and DUAL COOL® package technologies have been combined to offer the lowest r<sub>DS(on)</sub> while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance.

#### **Features**

- DUAL COOL® Top Side Cooling DFN8 Package
- Max  $r_{DS(on)} = 2.3 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 29 \text{ A}$
- Max  $r_{DS(on)} = 3.3 \text{ m}\Omega$  at  $V_{GS} = 8 \text{ V}$ ,  $I_D = 24 \text{ A}$
- High Performance Technology for Extremely Low r<sub>DS(on)</sub>
- 100% UIL Tested
- RoHS Compliant


#### **Applications**

- Synchronous Rectifier for DC/DC Converters
- Telecom Secondary Side Rectification
- High End Server/Workstation Vcore Low Side

#### MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V <sub>DS</sub>	Drain to Source Voltage	60	٧
V <sub>GS</sub>	Gate to Source Voltage	±20	V
I <sub>D</sub>	Drain Current: Continuous, $T_C = 25^{\circ}C$ Continuous, $T_A = 25^{\circ}C$ (Note 1a) Pulsed	108 29 200	Α
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)	294	mJ
P <sub>D</sub>	Power Dissipation: $T_C = 25^{\circ}C$ $T_A = 25^{\circ}C$ (Note 1a)	125 3.2	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +150	°C

#### **ELECTRICAL CONNECTION**




**N-Channel MOSFET** 



DFN8, DUAL COOL® CASE 506EG

#### MARKING DIAGRAM



2L = Specific Device Code Α = Assembly Location Υ = Year W = Work Week = Assembly Lot Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

**Table 1. THERMAL CHARACTERISTICS** 

Symbol	Characteristic		Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case (Top Source)	2.8	
$R_{ heta JC}$	Thermal Resistance, Junction to Case (Bottom Drain)	1.0	
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	38	
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1b)	81	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1i)	16	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1j)	23	
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1k)	11	

#### ORDERING INFORMATION AND PACKAGE MARKING

Device	Top Marking	Package	Shipping <sup>†</sup>
FDMS86500DC	86500	DFN8	3000 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARAC	OFF CHARACTERISTICS					
BVDSS	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	60			V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25°C		30		mV/°C
IDSS	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0 V			1	μΑ
Igss	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V			±100	nA
ON CHARAC	TERISTICS		•	•	•	•
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2.5	3.7	4.5	V
$\Delta V_{GS(th)}/\Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25 °C		-12		mV/°C
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 29 A		1.9	2.3	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 8 V, I <sub>D</sub> = 24 A		2.4	3.3	mΩ
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 29 A, T <sub>J</sub> = 125 °C		3.0	3.7	-
9FS	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 29 A		98		S
DYNAMIC CH	IARACTERISTICS		•	•		
C <sub>iss</sub>	Input Capacitance			5775	7680	pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1  MHz		1605	2680	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	T = I IVIHZ		48	95	pF
R <sub>g</sub>	Gate Resistance		0.1	1	3	Ω
SWITCHING	CHARACTERISTICS		*	•		
t <sub>d(on)</sub>	Turn-On Delay Time			35	56	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 29 A,		25	40	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		34	54	ns
t <sub>f</sub>	Fall Time			8.2	17	ns

### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
SWITCHING	CHARACTERISTICS					
0	Total Oaks Observe	V <sub>GS</sub> = 0 V to 10 V, V <sub>DD</sub> = 30 V, I <sub>D</sub> = 29 A		76	107	nC
$Q_{g(TOT)}$	Total Gate Charge	V <sub>GS</sub> = 0 V to 8 V, V <sub>DD</sub> = 30 V, I <sub>D</sub> = 29 A		62	87	nC
Q <sub>gs</sub>	Gate to Source Charge	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 29 A		31		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			15		nC
DRAIN-SOU	RCE DIODE CHARACTERISTICS					
Vsp	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.7 A (Note 2)		0.71	1.2	V
vab course to brain blode i orward voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 29 A (Note 2)		0.79	1.3		
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 29 A, di/dt = 100 A/μs		59	95	ns
Q <sub>rr</sub>	Reverse Recovery Charge	- 1, - 1, α, αι - 100 / γμο		46	74	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### THERMAL CHARACTERISTICS

Symbol	Parameter		Max	Unit
Rejc	Thermal Resistance, Junction to Case	(Top Source)	2.8	
Rejc	Thermal Resistance, Junction to Case	(Bottom Drain)	1.0	
Reja	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
RеJA	Thermal Resistance, Junction to Ambient	(Note 1b)	81	
Reja	Thermal Resistance, Junction to Ambient	(Note 1c)	27	
RθJA	Thermal Resistance, Junction to Ambient	(Note 1d)	34	
Reja	Thermal Resistance, Junction to Ambient	(Note 1e)	16	0000
Reja	Thermal Resistance, Junction to Ambient	(Note 1f)	19	°C/W
RθJA	Thermal Resistance, Junction to Ambient	(Note 1g)	26	
Reja	Thermal Resistance, Junction to Ambient	(Note 1h)	61	
RеJA	Thermal Resistance, Junction to Ambient	(Note 1i)	16	
Reja	Thermal Resistance, Junction to Ambient	(Note 1j)	23	
Reja	Thermal Resistance, Junction to Ambient	(Note 1k)	11	
Reja	Thermal Resistance, Junction to Ambient	(Note 1I)	13	

#### NOTES:

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material.  $R_{\theta CA}$  is determined by the user's board design.



 a) 38°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b) 81°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.

- c) Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper
- d) Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper
- e) Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper
- f) Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- g) 200FPM Airflow, No Heat Sink,1 in<sup>2</sup> pad of 2 oz copper
- h) 200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper
- i) 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper
- j) 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper
- k) 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in2 pad of 2 oz copper
- l) 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- 3. Starting  $T_J$  = 25°C; N-ch: L = 0.3 mH,  $I_{AS}$  = 46 A,  $V_{DD}$  = 54 V.  $V_{GS}$  = 10 V.

#### **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 

5




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs. **Drain Current and Gate Voltage** 




Figure 3. Normalized On-Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

#### TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

#### TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 13. Junction-to-Ambient Transient Thermal Response Curve


POWERTRENCH and DUAL COOL are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.




## DFN8 5x6.15, 1.27P, DUAL COOL

CASE 506EG ISSUE D

**DATE 25 AUG 2020** 








#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

FRONT VIEW SEE DETAIL "B"	8X 0.10 C	DETAIL "B"	Θ A1 C	SEATING PLANE
	1.1=1	DETAIL B		








\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DIM	IV	IILL <b>I</b> MET	ERS	
Diivi	MIN.	NOM.	MAX.	
Α	0.85	0.90	0.95	
A1	-	-	0.05	
A2	-	-	0.05	
b	0.31	0.41	0.51	
b1	0.21	0.31	0.41	
С	0.20	0.25	0.30	
D	4.90	5.00	5.10	
D1	4.80	4.90	5.00	
D2	3.67	3.82	3.97	
D3	2.60 REF			
D4		0.86 RE	F	
Е	6.05	6.15	6.25	
E1	5.70	5.80	5.90	
E2	3.38	3.48	3.58	
E3	;	3.30 REF	=	
E4	(	0.50 REF	-	
E5	Ú	0.34 REF	=	
E6	(	0.30 REF	•	
E7	(	0.52 REF	•	
е	1	1.27 BSC	;	
1/2e	0	.635 BS0	0	
K	1.30	1.40	1.50	
L	0.56	0.66	0.76	
L1	0.52	0.62	0.72	
А	0°		12°	

## MARKING DIAGRAM\*



XXXX = Specific Device Code

= Assembly Location

= Year

WW = Work Week

ZZ = Assembly Lot Code \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON84257G	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8 5x6.15, 1.27P, DUAL COOL		PAGE 1 OF 1	

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales