

# MOSFET – Power, Single, N-Channel

## 40 V, 5.8 mΩ, 59 A

## NVD5C464N

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	40	V
Gate-to-Source Voltage			V <sub>GS</sub>	±20	V
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	59	Α
Current R <sub>θJC</sub> (Notes 1 & 3)	Steady	T <sub>C</sub> = 100°C		41	
Power Dissipation R <sub>θJC</sub>	State	T <sub>C</sub> = 25°C	P <sub>D</sub>	40	W
(Note 1)		T <sub>C</sub> = 100°C		20	
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	16	Α
Current R <sub>θJA</sub> (Notes 1, 2 & 3)	Steady State	T <sub>A</sub> = 100°C		13	
Power Dissipation R <sub>θJA</sub>		T <sub>A</sub> = 25°C	$P_{D}$	3.0	W
(Notes 1 & 2)		T <sub>A</sub> = 100°C		2.1	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I <sub>DM</sub>	431	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Diode)			I <sub>S</sub>	44	Α
Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, I <sub>L(pk)</sub> = 5 A)			E <sub>AS</sub>	136	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain) (Note 1)	$R_{\theta JC}$	3.76	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	48	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.


V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
40 V	5.8 mΩ @ 10 V	59 A



**N-CHANNEL MOSFET** 



## MARKING DIAGRAM & PIN ASSIGNMENT



A = Assembly Location

= Year

WW = Work Week 5C464N= Device Code G = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				22		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	$T_J = 25^{\circ}C$			10	μΑ
		$V_{GS} = 0 V$ , $V_{DS} = 40 V$	T <sub>J</sub> = 125°C			250	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	<sub>S</sub> = 20 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_{D}$	= 40 μΑ	2.0		4.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				6.8		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_D$	= 30 A		4.8	5.8	mΩ
Forward Transconductance	9FS	$V_{DS} = 3 \text{ V}, I_{D}$	= 30 A		55		S
CHARGES, CAPACITANCES AND GATE RE	SISTANCES						
Input Capacitance	C <sub>iss</sub>	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 25 \text{ V}$			1200		pF
Output Capacitance	C <sub>oss</sub>				580		1
Reverse Transfer Capacitance	C <sub>rss</sub>				32		1
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V},$ $I_{D} = 30 \text{ A}$			20		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				3.7		1
Gate-to-Source Charge	Q <sub>GS</sub>				6.2		1
Gate-to-Drain Charge	$Q_{GD}$				4.0		1
Plateau Voltage	$V_{GP}$				5.0		V
SWITCHING CHARACTERISTICS (Note 5)					•		
Turn-On Delay Time	t <sub>d(on)</sub>				9		ns
Rise Time	t <sub>r</sub>	$V_{GS} = 10 \text{ V}, V_{D}$	e = 32 V.		40		1
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 30 \text{ A}, R_G$	$= 2.5 \Omega$		18		
Fall Time	t <sub>f</sub>	1			5		
DRAIN-SOURCE DIODE CHARACTERISTIC	s					1	·•
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.9	1.2	V
		$I_{S} = 30 \text{ A}$	T <sub>J</sub> = 125°C		0.8		1
Reverse Recovery Time	t <sub>RR</sub>				32		ns
Charge Time	ta	$V_{GS} = 0 \text{ V dIs/dt}$	= 100 A/us		16		1
Discharge Time	tb	$V_{GS} = 0$ V, dls/dt = 100 A/ $\mu$ s, $I_S = 30$ A			17		1
Reverse Recovery Charge	$Q_{RR}$				20		nC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

#### TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and **Gate Voltage** 




Figure 5. On-Resistance Variation with **Temperature** 




Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche

### **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Characteristics

#### **ORDERING INFORMATION**


Order Number	Package	Shipping <sup>†</sup>
NVD5C464NT4G	DPAK (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **DPAK (SINGLE GAUGE)**

CASE 369C ISSUE G

**DATE 31 MAY 2023** 







- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
  GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE DUTERMOST EXTREMES OF THE PLASTIC BODY.

  DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- OPTIONAL MOLD FEATURE.

DIM	INCHES		MILLIMETERS		
MIM	MIN.	MAX.	MIN.	MAX.	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
ھ	0.025	0.035	0.63	0.89	
b2	0.028	0.045	0.72	1.14	
<b>b</b> 3	0.180	0.215	4.57	5.46	
Ū	0.018	0.024	0.46	0.61	
-2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090	0.090 BSC		BSC	
Η	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.114	REF	2.90 REF		
L2	0.020	BSC	0.51 BSC		
L3	0.035	0.050	0.89	1.27	
L4		0.040	-	1.01	
Z	0.155		3.93		






BOTTOM VIEW

BOTTOM VIEW

ALTERNATE CONSTRUCTIONS





CW ROTATED 90°

#### **GENERIC MARKING DIAGRAM\***



XXXXXX	= Device Code
Α	= Assembly Location
L	= Wafer Lot
Υ	= Year
WW	= Work Week
G	= Pb-Free Package

RECOMMENDED MOUNTING FOOTPRINT\* \*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

S

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:
PIN 1. BASE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE	PIN 1. GATE
2. COLLECTOR	2. DRAIN	<ol><li>CATHODE</li></ol>	2. ANODE	<ol><li>ANODE</li></ol>
<ol><li>EMITTER</li></ol>	<ol><li>SOURCE</li></ol>	<ol><li>ANODE</li></ol>	3. GATE	<ol><li>CATHODE</li></ol>
<ol><li>COLLECTOR</li></ol>	4. DRAIN	<ol><li>CATHODE</li></ol>	<ol><li>ANODE</li></ol>	<ol><li>ANODE</li></ol>

STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 6: STYLE 8: STYLE 9: STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE PIN 1. MT1 2. MT2 PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE 3 FMITTER 3 RESISTOR ADJUST 3 GATE 4. COLLECTOR 4. CATHODE 4. ANODE 4. CATHODE

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales