

# **MOSFET** – N-Channel, UltraFET Trench

**200 V, 3.9 A, 70 m** $\Omega$ 

# **FDS2672**

## **General Description**

This single N-Channel MOSFET is produced using **onsemi**'s advanced UltraFET Trench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

#### **Features**

- Max  $r_{DS(on)} = 70 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 3.9 \text{ A}$
- Max  $r_{DS(on)} = 80 \text{ m}\Omega$  at  $V_{GS} = 6 \text{ V}$ ,  $I_D = 3.5 \text{ A}$
- Fast Switching Speed
- High Performance Trench Technology for Extremely Low R<sub>DS(on)</sub>
- These Device is Pb-Free, Halide Free and are RoHS Compliant

#### **Applications**

• DC-DC Conversion

#### ABSOLUTE MAXIMUM RATINGS T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain to Source Voltage	200	V
V <sub>GS</sub>	Gate to Source Voltage	±20	V
Ι <sub>D</sub>	Drain Current - Continuous (Note 1a) - Pulsed	3.9 50	А
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)	37.5	mJ
P <sub>D</sub>	Power Dissipation (Note 1a) (Note 1b)	2.5 1.0	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +150	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	25	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a) (Note 1b)	50 125	°C/W



#### MARKING DIAGRAM




&Z = Assembly Plant Code &2 = Numeric Date Code

&K = Lot Code

FDS2672 = Specific Device Code

#### PIN ASSIGNMENT



## **ORDERING INFORMATION**

Device	Package	Shipping
FDS2672	SOIC8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS		-			
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	200	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	-	206	_	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 200 V, V <sub>GS</sub> = 0 V V <sub>DS</sub> = 200 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55°C	-	_	1 10	μΑ
I <sub>GSSF</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V	-	-	±100	nA
N CHARAC	CTERISTICS (Note 2)					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA	2	2.9	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	-	-11	_	mV/°C
r <sub>DS(on)</sub>	Drain to Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.9 A V <sub>GS</sub> = 6 V, I <sub>D</sub> = 3.5 A, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.9 A, T <sub>J</sub> = 125°C	- - -	58 63 124	70 80 148	mΩ
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 3.9 A	-	15	_	S
YNAMIC C	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	1905	2535	pF
C <sub>oss</sub>	Output Capacitance		-	100	135	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		_	30	45	pF
$R_g$	Gate Resistance	f = 1 MHz	-	0.7	-	Ω
WITCHING	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD}$ = 100 V, $I_{D}$ = 3.9 A, $V_{GS}$ = 10 V, $R_{GS}$ = 6 $\Omega$	-	22	35	ns
t <sub>r</sub>	Rise Time		-	10	20	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		-	35	56	ns
t <sub>f</sub>	Fall Time		-	10	20	ns
Q <sub>g(TOT)</sub>	Total Gate Charge at 10 V	V <sub>DS</sub> = 100 V, I <sub>D</sub> = 3.9 A	-	33	46	nC
Q <sub>gs</sub>	Gate to Source Gate Charge		-	11	-	nC
Q <sub>gd</sub>	Gate to Drain Charge		-	7	-	nC
	IRCE DIODE CHARACTERISTICS					
V <sub>SD</sub>	Source to Drain Diode Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 3.9 A	_	0.75	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	$I_F = 3.9 \text{ A,d}_{\text{if}} / d_t = 100 \text{ A/ } \mu\text{s}$	-	67	101	ns
Q <sub>rr</sub>	Reverse Recovery Change		-	179	269	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

1. R<sub>0,JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta,CA}$  is determined by the user's board design.



a) 50°C/W (10 s) 62.5°C/W steady state when mounted on a 1in<sup>2</sup> pad of 2 oz copper.




b) 125°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty Cycle < 2%. 3. Starting T<sub>J</sub> = 25 °C, L = 3 mH, I<sub>AS</sub> = 5 A, V<sub>DD</sub> = 100 V, V<sub>GS</sub> = 10 V.

## TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)




V<sub>DS</sub>, DRAIN TO SOURCE VOLTAGE (V)

Pulse Duration = 80 µs V<sub>GS</sub> = 4.5 V NORMALIZED DRAIN TO SOURCE ON-RESISTANCE Duty Cycle = 0.5% Max 2.5 V<sub>GS</sub> = 5 V 2.0  $V_{GS} = 6 \text{ V}$ 1.5  $V_{GS} = 10 V$ 0.5 5 20 25 30 35 40 45 15

ID, DRAIN CURRENT (A)


Figure 1. On-Region Characteristics





T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage



V<sub>GS</sub>, GATE TO SOURCE VOLTAGE (V)

Figure 3. Normalized On-Resistance vs. **Junction Temperature** 

Duty Cycle = 0.5% Max ID, DRAIN CURRENT (A) 25  $V_{DD} = 10 V$ 20 15 T<sub>J</sub> = 25°C 10 = 150°C 5


Pulse Duration = 80 μs

0

V<sub>GS</sub>, GATE TO SOURCE VOLTAGE (V)

Figure 5. Transfer Characteristics

Figure 4. On-Resistance vs. Gate to Source Voltage



V<sub>SD</sub>, BODY DIODE FORWARD VOLTAGE (V)

Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

6

-55°C

 $T_{\mathsf{J}}$ 

## TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C UNLESS OTHERWISE NOTED) (CONTINUED)




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability





Figure 11. Forward Bias Safe Operating Area



V<sub>DS</sub>, DRAIN TO SOURCE VOLTAGE (V)

Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Ambient Continuous Drain Current vs Case Temperaturee




Figure 12. Single Pulse Maximum Power Dissipation

## FDS2672

# TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C UNLESS OTHERWISE NOTED) (CONTINUED)




Figure 13. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.



# CASE 751EB **ISSUE A DATE 24 AUG 2017** ·4.90±0.10 → -0.65(0.635)В 6.00±0.20 5.60 3.90±0.10 PIN ONE **INDICATOR** 1.27 1.27 0.25(M) LAND PATTERN RECOMMENDATION В SEE DETAIL A 0.175±0.075 0.22±0.03 С 1.75 MAX 0.10 0.42±0.09 OPTION A - BEVEL EDGE $(0.43) \times 45^{\circ}$ R0.10 GAGE PLANE OPTION B - NO BEVEL EDGE R0.10-0.25 NOTES: A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA. B) ALL DIMENSIONS ARE IN MILLIMETERS. **SEATING PLANE** C) DIMENSIONS DO NOT INCLUDE MOLD 0.65±0.25 FLASH OR BURRS. D) LANDPATTERN STANDARD: SOIC127P600X175-8M (1.04)**DETAIL** À SCALE: 2:1 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DOCUMENT NUMBER:** 98AON13735G

SOIC8

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**DESCRIPTION:** 

SOIC8

PAGE 1 OF 1

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales