

OptiMOS®-T2 Power-Transistor





Product Summary

V _{DS}	40	V
R _{DS(on),max}	1.9	mΩ
I _D	100	Α


Features

- OptiMOSTM power MOSFET for automotive applications
- N-channel Enhancement mode Logic Level
- AEC Q101 qualified
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- Green Product (RoHS compliant)
- 100% Avalanche tested

PG-TO252-3-313



Туре	Package	Marking
IPD100N04S4L-02	PG-TO252-3-313	4N04L02



Maximum ratings, at T_j =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current ¹⁾	I _D	T _C =25°C, V _{GS} =10V	100	А
		$T_{\rm C}$ =100°C, $V_{\rm GS}$ =10 $V^{2)}$	100	
Pulsed drain current ²⁾	I _{D,pulse}	T _C =25°C	400	
Avalanche energy, single pulse ²⁾	E _{AS}	I _D =50A	440	mJ
Avalanche current, single pulse	I _{AS}	-	100	А
Gate source voltage	V_{GS}	-	+20/-16	V
Power dissipation	P_{tot}	T _C =25°C	150	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$	-	-55 + 175	°C



Parameter	Symbol	Conditions	Conditions Values		Unit	
			min.	typ.	max.	
Thermal characteristics ²⁾						
Thermal resistance, junction - case	R_{thJC}	-	-	-	1.0	K/W
Thermal resistance, junction - ambient	R_{thJA}	minimal footprint	-	-	62	
		6 cm ² cooling area ³⁾	-	-	40	

Electrical characteristics, at T_j =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	V _{(BR)DSS}	$V_{\rm GS}$ =0V, $I_{\rm D}$ = 1mA	40	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS}=V_{\rm GS}, I_{\rm D}=95\mu{\rm A}$	1.2	1.7	2.2	
Zero gate voltage drain current	I _{DSS}	$V_{\rm DS}$ =40V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =25°C	-	0.04	1	μA
		$V_{\rm DS}$ =18V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =85°C ²⁾	-	1	20	
Gate-source leakage current	I _{GSS}	V _{GS} =20V, V _{DS} =0V	-	-	100	nA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =4.5V, I _D =50A		2.1	2.5	mΩ
		V _{GS} =10V, I _D =100A	-	1.6	1.9	



Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Dynamic characteristics ²⁾						
Input capacitance	C_{iss}		6700	9850	12800	pF
Output capacitance	Coss	$V_{\rm GS}$ =0 V, $V_{\rm DS}$ =25 V, f =1 MHz	1160	1660	2160	
Reverse transfer capacitance	C _{rss}	7-1 10112	36	83	190	
Turn-on delay time	$t_{d(on)}$		-	14	-	ns
Rise time	t_{r}	V_{DD} =20V, V_{GS} =10V,	-	12	-	
Turn-off delay time	$t_{d(off)}$	$I_{\rm D}$ =100A, $R_{\rm G}$ =3.5 Ω	-	65	-	
Fall time	t_{f}		-	55	-	
Gate Charge Characteristics ²⁾						
Gate to source charge	Q _{gs}		-	28	40	nC
Gate to drain charge	Q _{gd}	$V_{\rm DD}$ =32V, $I_{\rm D}$ =100A, $V_{\rm GS}$ =0 to 10V	-	13	35	
Gate charge total	Qg		-	126	165	
Gate plateau voltage	$V_{ m plateau}$		-	2.8	-	V
Reverse Diode						
Diode continous forward current ²⁾	Is	T -25°C	-	-	100	А
Diode pulse current ²⁾	I _{S,pulse}		-	-	400	
Diode forward voltage	V_{SD}	V _{GS} =0V, I _F =100A, T _j =25°C	-	0.9	1.3	V
Reverse recovery time ²⁾	t _{rr}	V_R =20V, I_F =50A, di_F/dt =100A/ μ s	-	53	-	ns
Reverse recovery charge ²⁾	Q _{rr}		-	65	-	nC

 $^{^{1)}}$ Current is limited by bondwire; with an $R_{\rm thJC}$ = 1.0K/W the chip is able to carry 151A at 25°C.

²⁾ Defined by design. Not subject to production test.

 $^{^{3)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.




1 Power dissipation

$$P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} = 10 \text{ V}$$

160 140 120 100 P_{tot} [W] 80 60 40 20 0 50 100 0 150 200 *T*_C [°C]

2 Drain current

$$I_{D} = f(T_{C}); V_{GS} = 10 \text{ V}$$



3 Safe operating area


$$I_D = f(V_{DS}); T_C = 25 \text{ °C}; D = 0$$


parameter: t_p

4 Max. transient thermal impedance

$$Z_{thJC} = f(t_p)$$

parameter: $D=t_p/T$








5 Typ. output characteristics

 $I_{\rm D} = f(V_{\rm DS}); T_{\rm j} = 25 \,{}^{\circ}{\rm C}$


parameter: V_{GS}



6 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(I_D); T_j = 25 \text{ °C}$


parameter: $V_{\rm GS}$



7 Typ. transfer characteristics


 $I_D = f(V_{GS}); V_{DS} = 6V$

parameter: T_i



8 Typ. drain-source on-state resistance

$$R_{DS(on)} = f(T_j); I_D = 100 \text{ A}; V_{GS} = 10 \text{ V}$$






9 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

parameter: I_D

10 Typ. capacitances

 $C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$





11 Typical forward diode characteristicis


 $I_{\mathsf{F}} = \mathsf{f}(V_{\mathsf{SD}})$


parameter: T_i

12 Avalanche characteristics

 $I_{AS} = f(t_{AV})$

parameter: T_{j(start)}








13 Avalanche energy


 $E_{AS} = f(T_i)$

parameter: I_D

14 Drain-source breakdown voltage

$$V_{BR(DSS)} = f(T_j); I_D = 1 \text{ mA}$$







15 Typ. gate charge

 $V_{GS} = f(Q_{gate}); I_D = 100 A pulsed$

parameter: V_{DD}



16 Gate charge waveforms





Published by Infineon Technologies AG 81726 Munich, Germany

© Infineon Technologies AG 2015 All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life.



Revision History

Version	Date	Changes		
Revision 1.0	2015-05-05	Final Data Sheet		