

# AON6442

# 40V N-Channel MOSFET

# **General Description**

The AON6442 uses trench MOSFET technology that is uniquely optimized to provide the most efficient high frequency switching performance. Power losses are minimized due to an extremely low combination of  $R_{\text{DS(ON)}}$  and  $C_{\text{rss}}.$  In addition, switching behavior is well controlled with a "Schottky style" soft recovery body diode.


# **Product Summary**

 $\begin{array}{ll} V_{DS} & 40V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 32A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 4.8 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5V) & < 7 m\Omega \end{array}$ 


100% UIS Tested 100%  $R_g$  Tested




#### DFN5X6



#### **Top View**





Absolute Maximum Ratings T<sub>A</sub>=25℃ unless otherwise noted

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	40	V	
Gate-Source Voltage		V <sub>GS</sub>	±20	V	
Continuous Drain	T <sub>C</sub> =25℃	,	32		
Current <sup>G</sup>	T <sub>C</sub> =100℃	'D	25	A	
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	168		
Continuous Drain	T <sub>A</sub> =25℃	1	22	Λ.	
Current	T <sub>A</sub> =70℃	DSM	18	A	
Avalanche Current <sup>C</sup>		I <sub>AS</sub> , I <sub>AR</sub>	40	A	
Avalanche energy L=0.1mH <sup>C</sup>		E <sub>AS</sub> , E <sub>AR</sub>	80	mJ	
	T <sub>C</sub> =25℃	P <sub>D</sub>	35.7	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100℃	- D	14	VV	
	T <sub>A</sub> =25℃	Р	4.2	10/	
Power Dissipation A	T <sub>A</sub> =70℃	P <sub>DSM</sub>	2.7	W	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	C	

Thermal Characteristics								
Parameter	Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s Steady-State R <sub>θJA</sub>		25	30	C/W			
Maximum Junction-to-Ambient AD			55	65	℃/W			
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	2.6	3.5	℃/W			



#### Electrical Characteristics (T<sub>J</sub>=25℃ unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC F	PARAMETERS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		40			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V	T <sub>J</sub> =55℃			1 5	μΑ
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±20V	1,=55 C			100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250\mu A$		1.4	1.9	2.4	V
I <sub>D(ON)</sub>	On state drain current	$V_{GS}=10V$ , $V_{DS}=5V$		168			Α
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =20A			4	4.8	
			T <sub>J</sub> =125℃		6.2	7.5	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =15A	-		5.5	7	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_D$ =20A			67		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V			0.7	1	V
Is	Maximum Body-Diode Continuous Curr	ent <sup>G</sup>			32	Α	
DYNAMIC	PARAMETERS		-				
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =20V, f=1MHz		1460	1830	2200	pF
C <sub>oss</sub>	Output Capacitance			365	521	680	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			20	43	73	pF
$R_g$	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz		0.4	0.8	1.2	Ω
SWITCHI	NG PARAMETERS						
$Q_g(10V)$	Total Gate Charge			22	27.8	35	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =20V, I <sub>D</sub> =20A		10	12.8	15	nC
$Q_{gs}$	Gate Source Charge			3	3.9	5	nC
$Q_{gd}$	Gate Drain Charge			2	6	10	nC
t <sub>D(on)</sub>	Turn-On DelayTime				7.2		ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =20V, $R_L$ =1 $\Omega$ , $R_{GEN}$ =3 $\Omega$			3		ns
$t_{D(off)}$	Turn-Off DelayTime				23		ns
t <sub>f</sub>	Turn-Off Fall Time				3.5		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, dI/dt=500A/μs		11	16.5	21	ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, dI/dt=500A/μs		28	40	52	nC

A. The value of  $R_{\theta JA}$  is measured with the device mounted on  $1in^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^{\circ}$  C. The Power dissipation  $P_{DSM}$  is based on R  $_{\theta JA}$  and the maximum allowed junction temperature of 150 $^{\circ}$  C. The value in any given application depends on the user's specific board design.

- D. The  $R_{\theta JA}$  is the sum of the thermal impedence from junction to case  $R_{\theta JC}$  and case to ambient.

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev 0: Dec. 2009 www.aosmd.com Page 2 of 6

B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150° C. Ratings are based on low frequency and duty cycles to keep initial  $T_J = 25^{\circ}$  C.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating. G. The maximum current rating is limited by bond-wires.

H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.



#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)





# Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





# Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





# Diode Recovery Test Circuit & Waveforms

