

AOGT66909

100V N-Channel AlphaSGT™

General Description

- AlphaSGTTM N-Channel Power MOSFET
- Low R_{DS(ON)}
- Low Thermal Resistance
- Top Cooling
- Standard Level Gate Threshold
- RoHS 2.0 and Halogen-Free Compliant

Applications

- Motor Driver
- Battery Manangement


Product Summary

 $\begin{array}{lll} V_{DS} & 100V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 366A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 1.5 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 8V) & < 1.7 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested

Max Tj=175°C





Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOGT66909	GTPAK [™]	Tape & Reel	1800

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage Gate-Source Voltage		V_{DS}	100	V	
		V_{GS}	±20	V	
Continuous Drain	T _C =25°C		366		
Current	T _C =100°C	I _D	258	A	
Pulsed Drain Current ^C		I _{DM}	1464		
Continuous Drain	T _A =25°C		56	A	
Current	T _A =70°C	IDSM	46		
Avalanche Current ^C		I _{AS}	90	А	
Avalanche energy	L=0.1mH	E _{AS}	405	mJ	
	T _C =25°C	P _D	428	W	
Power Dissipation ^B	T _C =100°C	' D	214	VV	
	T _A =25°C	Р	10	W	
Power Dissipation ^A	T _A =70°C	P _{DSM}	7	VV	
Junction and Storag	e Temperature Range	T_J, T_{STG}	-55 to 175	°C	

Thermal Characteristics						
Parameter		Symbol Typ		Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	10	15	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	32	40	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.25	0.35	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
STATIC F	PARAMETERS							
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu A, V_{GS}=0V$		100			V	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V				1		
			T _J =55°C			5	μΑ	
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		2.4	2.9	3.4	V	
	Static Drain-Source On-Resistance	V_{GS} =10V, I_{D} =20A			1.25	1.5	mΩ	
R _{DS(ON)} S			T _J =125°C		2.12	2.6	11177	
		V_{GS} =8V, I_D =20A			1.35	1.7	mΩ	
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =20A			110		S	
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.67	1	V	
Is	Maximum Body-Diode Continuous Cur	urrent				200	Α	
DYNAMIC	PARAMETERS							
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, f=1MHz			12000		pF	
Coss	Output Capacitance				3375		pF	
C_{rss}	Reverse Transfer Capacitance				50		pF	
R_g	Gate resistance	f=1MHz		0.9	1.9	2.9	Ω	
SWITCHI	NG PARAMETERS							
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, I _D =20A			138	200	220	
Q_{gs}	Gate Source Charge				42		nC	
Q_{gd}	Gate Drain Charge				25		nC	
Q _{oss}	Output Charge	$V_{GS}=0V, V_{DS}=50V$			279		nC	
t _{D(on)}	Turn-On DelayTime				35		ns	
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2.5 Ω , R_{GEN} =3 Ω			27		ns	
$t_{D(off)}$	Turn-Off DelayTime				97		ns	
t _f	Turn-Off Fall Time				45		ns	
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μ	S		53		ns	
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μ	S		300		nC	

A. The value of R_{0JA} is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{0JA} t≤ 10s and the maximum allowed junction temperature of 175 $^{\circ}$ C. The value in any given application

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

depends on the user's specific board design, and the maximum temperature of 175 $^{\circ}$ C may be used if the PCB allows it. B. The power dissipation P_D is based on T_{J(MAX)}=175 $^{\circ}$ C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =175 $^{\circ}$ C.

D. The R_{0JA} is the sum of the thermal impedance from junction to case R_{0JC} and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





10

0.8

0


 $\label{eq:ldot} {\rm I_D}\left({\rm A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

15


20

25


30




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating
Junction-to-Ambient (Note G)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

