Q2

30

1.6

2.1

٧

 $\mathsf{m}\Omega$ 



## **Dual N-Channel OptiMOS™ MOSFET**

#### **Features**

- Dual N-channel OptiMOS™ MOSFET
- Optimized for high performance Buck converter
- Logic level (4.5V rated)
- N-channel
- Qualified according to JEDEC<sup>1)</sup> for target applications
- · Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21

		40	40	Α
	S2 (Gnd) 5	02	4 514	(Vin)
	S2(Gnd) 6			(Vin)
VPhase —	S2 (Gnd) 7			(Vin)
	G2(GLS) 8	_ <sub>Q1</sub>	1 G1	(GHS)

 $V_{GS}$ =10 V

 $V_{GS}$ =4.5 V

**Product Summary** 

 $V_{DS}$ 

 $I_{D}$ 


 $R_{\mathrm{DS(on),max}}$ 








Туре	Package	Marking
BSC0921NDI	PG-TISON-8	0921NDI





Q1

30

5

7

Parameter	Symbol	Conditions	Va	Unit	
			Q1	Q2	
Continuous drain current	I <sub>D</sub>	T <sub>C</sub> =70 °C, V <sub>GS</sub> =10V	40	40	А
		T <sub>A</sub> =25 °C, V <sub>GS</sub> =4.5V <sup>3)</sup>	17	31	
		$T_A = 70  ^{\circ}\text{C},  V_{GS} = 4.5 \text{V}^{3)}$	14	25	
		$T_A = 25  ^{\circ}\text{C}, \ V_{GS} = 10 \text{V}^{4)}$	11	19	
Pulsed drain current <sup>5)</sup>	I <sub>D,pulse</sub>	T <sub>C</sub> =70 °C	160	160	
Avalanche energy, single pulse	E <sub>AS</sub>	Q1: $I_D$ =20 A, Q2: $I_D$ =20 A, $R_{GS}$ =25 $\Omega$	12	60	mJ
Gate source voltage	$V_{GS}$		±20		V
Power dissipation	$P_{\text{tot}}$	T <sub>A</sub> =25 °C <sup>2)</sup>	2.5	2.5	W
		$T_{\rm A}$ =25 °C, minimum footprint <sup>3)</sup>	1.0	1.0	
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 150		°C
IEC climatic category; DIN IEC 68-1			55/150/56		
1)	_	-	-		•

<sup>1)</sup> J-STD20 and JESD22

<sup>&</sup>lt;sup>2)</sup> One transistor active

<sup>&</sup>lt;sup>3)</sup> Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

is vertical in still air.  $^{4)}$  Device mounted on a minimum pad (one layer, 70  $\mu$ m thick). One transistor active

 $<sup>^{5)}</sup>$  See figure 3 for more detailed information.



Parameter		Symbol Conditions		Values			Unit
				min.	typ.	max.	
Thermal characteristics				•			
Thermal resistance, junction - case	Q1	$R_{\mathrm{thJC}}$		-	-	4.5	K/W
	Q2			-	-	1.7	
Thermal resistance, junction - ambient <sup>1)</sup>	Q1	$R_{thJA}$	6 cm <sup>2</sup> cooling area <sup>2)</sup>	-	-	50	
	Q2						
	Q1	minimal footprint,			105		
	Q2		steady state <sup>3)</sup>	-	-	125	

# **Electrical characteristics,** at $T_j$ =25 °C, unless otherwise specified

#### Static characteristics

Drain-source breakdown voltage	Q1 Q2	V <sub>(BR)DSS</sub>	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =10 mA	30	-	-	V
Breakdown voltage temperature coefficient		$dV_{(BR)DSS}$ / $dT_{j}$	$I_D$ =10 mA, referenced to 25 °C	-	15	-	mV/K
Gate threshold voltage	Q1 Q2	$V_{\rm GS(th)}$	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 250 \mu{\rm A}$	1.2	-	2	V
Zero gate voltage drain current	Q1	I <sub>DSS</sub>	V <sub>DS</sub> =24 V, V <sub>GS</sub> =0 V,	-	-	1	μΑ
	Q2		<i>T</i> <sub>j</sub> =25 °C	-	-	500	
	Q1		V <sub>DS</sub> =24 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =150 °C	-	-	0.1	mA
	Q2			-	3	-	
Gate-source leakage current	Q1 Q2	I <sub>GSS</sub>	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V	-	-	100	nA
Drain-source on-state	Q1	R <sub>DS(on)</sub>	n)	-	5.8	7.0	mΩ
resistance	Q2		$V_{\rm GS}$ =4.5 V, $I_{\rm D}$ =20 A	-	1.7	2.1	
	Q1		V -10 V / -20 A	-	3.9	5.0	
	Q2		V <sub>GS</sub> =10 V, I <sub>D</sub> =20 A	-	1.2	1.6	
Gate resistance	Q1	$R_{G}$		0.4	0.7	1.4	Ω
	Q2			0.3	0.5	1.0	
Transconductance	Q1	$g_{fs}$	$g_{\text{fs}} =  V_{\text{DS}}  > 2 I_{\text{D}} R_{\text{DS(on)max}},$	38	75	-	S
	Q2		I <sub>D</sub> =20 A	70	140	-	



Parameter		Symbol Conditions			Values		Unit
				min.	typ.	max.	
Dynamic characteristics							
Input capacitance	Q1	Ciss	•	770	1025	pF	
	Q2			-	2700	3590	
Output capacitance	Q1	Coss	V <sub>GS</sub> =0 V,	-	300	399	
	Q2		V <sub>DS</sub> = 15 V, <i>f</i> =1 MHz	-	1100	1463	
Reverse transfer capacitance	Q1	C <sub>rss</sub>		-	44	-	
	Q2			-	150	-	
Turn-on delay time	Q1	$t_{\rm d(on)}$	$V_{\rm DD}$ =15 V, $V_{\rm GS}$ =10 V, $R_{\rm G}$ =1.6 $\Omega$ , $I_{\rm D}$ =20 A	-	1.8		ns
	Q2			-	5	-	
Rise time	Q1	t <sub>r</sub>		-	3.4	-	
	Q2			-	5.0	-	
Turn-off delay time	Q1	$t_{d(off)}$		-	12	-	
	Q2			-	25	-	
Fall time	Q1	$t_{f}$		-	2.4	-	
	Q2			-	3.6	-	
Gate Charge Characteristics							
Gate to source charge	Q1	Q <sub>gs</sub>		-	2.2	2.9	nC
Gate to drain charge		Q <sub>gd</sub>		-	1.9	2.5	
Gate charge total		Qg		-	5.9	8.9	
Gate plateau voltage		V <sub>plateau</sub>	V <sub>DD</sub> =15 V, I <sub>D</sub> =20 A,	-	2.8	-	V
Gate to source charge	Q2	Q <sub>gs</sub>	$V_{\rm GS}$ =0 to 4.5 V	1	6.7	8.9	nC
Gate to drain charge		Q <sub>gd</sub>		-	7.0	9.1	
Gate charge total		Qg	]		22	33	
Gate plateau voltage		V <sub>plateau</sub>	]	-	2.5	-	V
Output charge	Q1	Q <sub>oss</sub>	V -15 V V -0 V	-	8	11	nC
	Q2	1	$V_{\rm DD}$ =15 V, $V_{\rm GS}$ =0 V	-	30	40	



Parameter		Symbol Conditions		Values			Unit
				min.	typ.	max.	
Reverse Diode							
Diode continuous forward current	Q1	Is		-	-	28	А
	Q2		T 05.00			40	
Diode pulse current	Q1	I <sub>S,pulse</sub>	<i>T</i> <sub>C</sub> =25 °C	-	-	160	
	Q2			-	-	160	
Diode forward voltage	Q1	$V_{ ext{SD}}$	$V_{\rm GS} = 0 \text{ V}, I_{\rm F} = 20 \text{ A},$ $T_{\rm j} = 25 \text{ °C}$	-	0.9	1	V
	Q2		V <sub>GS</sub> =0 V, I <sub>F</sub> =8 A, T <sub>j</sub> =25 °C	-	0.56	0.7	
Reverse recovery charge	Q1	Q <sub>rr</sub>	$V_{R}=15 \text{ V}, I_{F}=I_{S},$		5	-	nC
	Q2		$di_F/dt=100 \text{ A/}\mu\text{s}$	-	5	-	nC

 $<sup>^{2)}</sup>$  Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70  $\mu$ m thick) copper area for drain connection. PCB is vertical in still air.

<sup>&</sup>lt;sup>3)</sup> device mounted on a minimum pad (one layer, 70 µm thick)




#### 1 Power dissipation (Q1)

$$P_{\text{tot}} = f(T_A)^{3)}$$

# 1.2 1 0.8 0.6 0.4 0.2

# 2 Power dissipation (Q2)

$$P_{\text{tot}} = f(T_A)^{3)}$$



# 3 Drain current (Q1)

40

80

T<sub>A</sub> [°C]


120

160

0

 $I_{D}=f(T_{C})$ 


parameter: V<sub>GS</sub>≥10 V



# 4 Drain current (Q2)

 $I_D=f(T_C)$ 

parameter: V<sub>GS</sub>≥10 V






#### 5 Safe operating area (Q1)

 $I_{D}=f(V_{DS}); T_{C}=25 \text{ °C}; D=0$ 


parameter:  $t_p$ 



#### 6 Safe operating area (Q2)

 $I_{D}=f(V_{DS}); T_{C}=25 \text{ °C}; D=0$ 


parameter:  $t_p$ 



#### 7 Max. transient thermal impedance (Q1)

 $Z_{\text{thJC}}$ =f $(t_{p})$ 


parameter:  $D=t_p/T$ 



#### 8 Max. transient thermal impedance (Q2)

 $Z_{\text{thJC}}$ =f( $t_{p}$ )

parameter:  $D=t_p/T$ 






### 9 Typ. output characteristics (Q1)

 $I_D=f(V_{DS}); T_i=25 °C$ 


parameter: V<sub>GS</sub>



### 10 Typ. output characteristics (Q2)

 $I_D=f(V_{DS}); T_i=25 °C$ 


parameter: V<sub>GS</sub>



#### 11 Typ. drain-source on resistance (Q1)

 $R_{DS(on)}=f(I_D); T_j=25 °C$ 


parameter: V<sub>GS</sub>



### 12 Typ. drain-source on resistance (Q2)

 $R_{DS(on)}=f(I_D); T_j=25 \text{ °C}$ 

parameter: V<sub>GS</sub>






### 13 Typ. transfer characteristics (Q1)


 $I_D = f(V_{GS}); |V_{DS}| > 2 |I_D| R_{DS(on)max}$ 

parameter: T<sub>i</sub>



# 15 Drain-source on-state resistance (Q1)


 $R_{DS(on)}$ =f( $T_j$ );  $I_D$ =20 A;  $V_{GS}$ =10 V



#### 14 Typ. transfer characteristics (Q2)


 $I_D = f(V_{GS}); |V_{DS}| > 2 |I_D| R_{DS(on)max}$ 

parameter: T<sub>i</sub>



#### 16 Drain-source on-state resistance (Q2)

 $R_{DS(on)}$ =f( $T_j$ );  $I_D$ =20 A;  $V_{GS}$ =10 V






#### 17 Typ. gate threshold voltage (Q1)

# $V_{GS(th)}=f(T_i); V_{GS}=V_{DS}; I_D=250 \mu A$

# 2.8 2.4 2 1.6 1.2 8.0 0.4 0 -60 -20 20 60 100 140 180 *T*<sub>j</sub> [°C]

#### 18 Typ. gate threshold voltage (Q2)

$$V_{GS(th)}=f(T_i); V_{GS}=V_{DS}; I_D=10 \text{ mA}$$





### 19 Typ. capacitances (Q1)

 $C=f(V_{DS}); V_{GS}=0 V; f=1 MHz$ 

### 20 Typ. capacitances (Q2)

$$C=f(V_{DS}); V_{GS}=0 V; f=1 MHz$$








#### 21 Forward characteristics of reverse diode (Q1) 22 Forward characteristics of reverse diode (Q2)


 $I_{F}=f(V_{SD})$ 

parameter: T<sub>i</sub>



 $I_{F}=f(V_{SD})$ 


parameter: T<sub>i</sub>



#### 23 Avalanche characteristics (Q1)


 $I_{AS}$ =f( $t_{AV}$ );  $R_{GS}$ =25  $\Omega$ 


parameter:  $T_{j(start)}$ 



 $I_{AS}$ =f( $t_{AV}$ );  $R_{GS}$ =25  $\Omega$ 

parameter:  $T_{j(start)}$ 








#### 25 Typ. gate charge (Q1)

 $V_{GS}$ =f( $Q_{gate}$ );  $I_D$ =20 A pulsed


parameter:  $V_{\rm DD}$ 



### 26 Typ. gate charge (Q2)


 $V_{GS}$ =f( $Q_{gate}$ );  $I_D$ =20 A pulsed

parameter: V<sub>DD</sub>



#### 27 Drain-source breakdown voltage (Q1)


 $V_{BR(DSS)}=f(T_j); I_D=1 \text{ mA}$ 



#### 28 Typ. drain-source leakage current (Q2)


 $I_{DSS}=f(V_{DS}); V_{GS}=0 V$ 


parameter:  $T_{\rm j}$ 







#### **PG-TISON**








DIM	MILLIM	IETERS	INCI	HES
DIM	MIN	MAX	MIN	MAX
Α	0.90	1.15	0.035	0.045
b	0.31	0.51	0.012	0.020
b1	0.00	0.05	0.000	0.002
С	0.10	0.30	0.004	0.012
D	4.90	5.10	0.193	0.201
D2	3.90	4.10	0.154	0.161
D3	2.80	3.00	0.110	0.118
E	5.90	6.10	0.232	0.240
E2	2.05	2.25	0.081	0.089
E3	1.12	1.32	0.044	0.052
E4	0.10	0.30	0.004	0.012
е	1.27	(BSC)	0.05 (	BSC)
N		8	8	3
L	0.38	0.58	0.015	0.023
K1	0.82	1.02	0.032	0.040
K2	0.65	0.85	0.026	0.033
K3 = K4	0.50	0.70	0.019	0.027





#### **PG-TISON**





Published by Infineon Technologies AG 81726 Munich, Germany © 2012 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.