MOSFET

OptiMOS™3 Power-Transistor, 60 V

Features

- for sync. rectification, drives and dc/dc SMPS
- Excellent gate charge x $R_{DS(on)}$ product (FOM)
- Very low on-resistance $R_{DS(on)}$
- N-channel, normal level
- Avalanche rated
- Qualified according to JEDEC[1] for target applications
- Pb-free plating; RoHS compliant
- Halogen-free according to IEC61249-2-21

D²PAK

Drain
Pin 2, Tab

Gate
Pin 1

Source
Pin 3

Table 1   Key Performance Parameters

Parameter	Value	Unit
V_{DS}	60	V
$R_{DS(on),max}$	3.7	mΩ
I_D	132	A

Type / Ordering Code	Package	Marking	Related Links
IPB037N06N3 G	PG-TO 263-3	037N06N	-

[1] J-STD20 and JESD22

Table of Contents

1 Maximum ratings

at T_A=25 °C, unless otherwise specified

Table 2   Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current	I_D	- -	- -	132 101	A	T_C=25 °C T_C=100 °C
Pulsed drain current[1]	$I_{D,pulse}$	-	-	528	A	T_C=25 °C
Avalanche energy, single pulse	E_{AS}	-	-	165	mJ	I_D=90 A, R_{GS}=25 Ω
Gate source voltage	V_{GS}	-20	-	20	V	-
Power dissipation	P_{tot}	-	-	188	W	T_C=25 °C
Operating and storage temperature	T_j, T_{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56

2 Thermal characteristics

Table 3   Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	-	0.8	K/W	-
Thermal resistance, junction - ambient, minimal footprint	R_{thJA}	-	-	62	K/W	-
Thermal resistance, junction - ambient, 6 cm² cooling area[2]	R_{thJA}	-	-	40	K/W	-

3 Electrical characteristics

Table 4   Static characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(BR)DSS}$	60	-	-	V	V_{GS}=0 V, I_D=1 mA
Gate threshold voltage	$V_{GS(th)}$	2	3	4	V	V_{DS}=V_{GS}, I_D=90 µA
Zero gate voltage drain current	I_{DSS}	- -	0.1 10	1 100	µA	V_{DS}=60 V, V_{GS}=0 V, T_j=25 °C V_{DS}=60 V, V_{GS}=0 V, T_j=125 °C
Gate-source leakage current	I_{GSS}	-	1	100	nA	V_{GS}=20 V, V_{DS}=0 V
Drain-source on-state resistance	$R_{DS(on)}$	-	3.0	3.7	mΩ	V_{GS}=10 V, I_D=90 A
Gate resistance	R_G	-	1.3	-	Ω	-
Transconductance	g_{fs}	61	121	-	S	$|V_{DS}|>2|I_D|R_{DS(on)max}$, I_D=90 A

[1] See Diagram 3
[2] Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

Table 5 Dynamic characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note / Test Condition
Input capacitance	C_{iss}	-	8000	11000	pF	V_{GS}=0 V, V_{DS}=30 V, f=1 MHz
Output capacitance	C_{oss}	-	1700	2300	pF	V_{GS}=0 V, V_{DS}=30 V, f=1 MHz
Reverse transfer capacitance	C_{rss}	-	58	87	pF	V_{GS}=0 V, V_{DS}=30 V, f=1 MHz
Turn-on delay time	$t_{d(on)}$	-	30	-	ns	V_{DD}=30 V, V_{GS}=10 V, I_D=90 A, $R_{G,ext}$=3.5 Ω
Rise time	t_r	-	70	-	ns	V_{DD}=30 V, V_{GS}=10 V, I_D=90 A, $R_{G,ext}$=3.5 Ω
Turn-off delay time	$t_{d(off)}$	-	40	-	ns	V_{DD}=30 V, V_{GS}=10 V, I_D=90 A, $R_{G,ext}$=3.5 Ω
Fall time	t_f	-	5	-	ns	V_{DD}=30 V, V_{GS}=10 V, I_D=90 A, $R_{G,ext}$=3.5 Ω

Table 6 Gate charge characteristics[1]

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note / Test Condition
Gate to source charge	Q_{gs}	-	42	-	nC	V_{DD}=30 V, I_D=90 A, V_{GS}=0 to 10 V
Gate to drain charge	Q_{gd}	-	9	-	nC	V_{DD}=30 V, I_D=90 A, V_{GS}=0 to 10 V
Switching charge	Q_{sw}	-	27	-	nC	V_{DD}=30 V, I_D=90 A, V_{GS}=0 to 10 V
Gate charge total	Q_g	-	98	-	nC	V_{DD}=30 V, I_D=90 A, V_{GS}=0 to 10 V
Gate plateau voltage	$V_{plateau}$	-	5.3	-	V	V_{DD}=30 V, I_D=90 A, V_{GS}=0 to 10 V
Output charge	Q_{oss}	-	79	-	nC	V_{DD}=30 V, V_{GS}=0 V

Table 7 Reverse diode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note / Test Condition
Diode continous forward current	I_S	-	-	117	A	T_C=25 °C
Diode pulse current	$I_{S,pulse}$	-	-	528	A	T_C=25 °C
Diode forward voltage	V_{SD}	-	0.97	1.2	V	V_{GS}=0 V, I_F=90 A, T_j=25 °C
Reverse recovery time	t_{rr}	-	125	-	ns	V_R=30 V, I_F=50A, di_F/dt=100 A/μs
Reverse recovery charge	Q_{rr}	-	110	-	nC	V_R=30 V, I_F=50A, di_F/dt=100 A/μs

[1] See "Gate charge waveforms" for parameter definition

4 Electrical characteristics diagrams

Diagram 1: Power dissipation

P_{tot}=f(T_C)

Diagram 2: Drain current

I_D=f(T_C); $V_{GS} \geq$ 10 V

Diagram 3: Safe operating area

I_D=f(V_{DS}); T_C=25 °C; D=0; parameter: t_p

Diagram 4: Max. transient thermal impedance


Z_{thJC}=f(t_p); parameter: D=t_p/T

Diagram 5: Typ. output characteristics

$I_D=f(V_{DS})$; T_j=25 °C; parameter: V_{GS}

Diagram 6: Typ. drain-source on resistance

$R_{DS(on)}=f(I_D)$; T_j=25 °C; parameter: V_{GS}

Diagram 7: Typ. transfer characteristics

$I_D=f(V_{GS})$; $|V_{DS}|>2|I_D|R_{DS(on)max}$; parameter: T_j

Diagram 8: Typ. forward transconductance

$g_{fs}=f(I_D)$; T_j=25 °C

Diagram 9: Drain-source on-state resistance

98%

typ

$R_{DS(on)}$=f(T_j); I_D=90 A; V_{GS}=10 V

Diagram 10: Typ. gate threshold voltage

900 µA

90 µA

$V_{GS(th)}$=f(T_j); V_{GS}=V_{DS}; parameter: I_D

Diagram 11: Typ. capacitances

Ciss

Coss

Crss

C=f(V_{DS}); V_{GS}=0 V; f=1 MHz

Diagram 12: Forward characteristics of reverse diode

— 25 °C
-- 175 °C
-- 25 °C, 98%
··· 175 °C, 98%

I_F=f(V_{SD}); parameter: T_j

Diagram 13: Avalanche characteristics

I_{AS}=f(t_{AV}); R_{GS}=25 Ω; parameter: $T_{j(start)}$

Diagram 14: Typ. gate charge

V_{GS}=f(Q_{gate}); I_D=90 A pulsed; parameter: V_{DD}

Diagram 15: Drain-source breakdown voltage

$V_{BR(DSS)}$=f(T_j); I_D=1 mA

Gate charge waveforms

5 Package Outlines

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.30	4.57	0.169	0.180
A1	0.00	0.25	0.000	0.010
b	0.65	0.85	0.026	0.033
b2	0.95	1.15	0.037	0.045
c	0.33	0.65	0.013	0.026
c2	1.17	1.40	0.046	0.055
D	8.51	9.45	0.335	0.372
D1	7.10	7.90	0.280	0.311
E	9.80	10.31	0.386	0.406
E1	6.50	8.60	0.256	0.339
e	2.54		0.100	
e1	5.08		0.200	
N	2		2	
H	14.61	15.88	0.575	0.625
L	2.29	3.00	0.090	0.118
L1	0.70	1.60	0.028	0.063
L2	1.00	1.78	0.039	0.070
F1	16.05	16.25	0.632	0.640
F2	9.30	9.50	0.366	0.374
F3	4.50	4.70	0.177	0.185
F4	10.70	10.90	0.421	0.429
F5	3.65	3.85	0.144	0.152
F6	1.25	1.45	0.049	0.057

DOCUMENT NO.
Z8B00003324

SCALE

7.5mm

EUROPEAN PROJECTION

ISSUE DATE
30-08-2007

REVISION
01

Figure 1   Outline PG-TO 263-3, dimensions in mm/inches

Revision History

IPB037N06N3 G

Revision: 2017-08-08, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2017-08-08	Update product current

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CoolGaN™, CoolMOS™, CoolSET™, CoolSiC™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, Infineon™, ISOFACE™, IsoPACK™, i-Wafer™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OPTIGA™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, ReverSave™, SatRIC™, SIEGET™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, SPOC™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:
erratum@infineon.com