

### STD134N4F7AG

# Automotive-grade N-channel 40 V, 2.5 mΩ typ., 80 A STripFET™ F7 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	Ртот
STD134N4F7AG	40 V	3.5 mΩ	80 A	134 W



- AEC-Q101 qualified
- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

Switching applications

### **Description**

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STD134N4F7AG	134N4F7 DPAK		Tape and reel

Contents STD134N4F7AG

### Contents

1	Electrical ratings				
2	Electric	al characteristics	4		
	2.1	Electrical characteristics (curves)	6		
3	Test cir	cuits	8		
4	Packag	e information	9		
	4.1	DPAK (TO-252) type A2 package information	10		
	4.2	DPAK (TO-252) packing information	13		
5	Revisio	n history	15		

STD134N4F7AG Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	40	V
$V_{GS}$	Gate-source voltage	±20	V
Ip <sup>(1)</sup>	Drain current (continuous) at T <sub>case</sub> = 25 °C	80	Α
ID <sup>17</sup>	Drain current (continuous) at T <sub>case</sub> = 100 °C	80	А
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	320	Α
Ртот	Total dissipation at T <sub>case</sub> = 25 °C	134	W
E <sub>AS</sub> (3)	Single pulse avalanche energy	325	mJ
T <sub>stg</sub>	Storage temperature range	FF to 17F	°C
TJ	Operating junction temperature range		

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.12	0000
R <sub>thj-pcb</sub> <sup>(1)</sup>	R <sub>thj-pcb</sub> <sup>(1)</sup> Thermal resistance junction-pcb		°C/W

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Current is limited by package

<sup>&</sup>lt;sup>(2)</sup>Pulse width is limited by safe operating area

 $<sup>^{(3)}</sup>Starting~T_j$  = 25 °C,  $I_D$  = 40 A,  $V_{DD}$  = 20 V

 $<sup>^{(1)}</sup>$ When mounted on a 1-inch² FR-4, 2 Oz copper board.

Electrical characteristics STD134N4F7AG

### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	40			٧
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V			1	
I <sub>DSS</sub> Z	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 40 A		2.5	3.5	mΩ

#### Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	2790	•	
Coss	Output capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0 V		890	•	pF
Crss	Reverse transfer capacitance	V 63 – V	-	60	•	
Qg	Total gate charge	$V_{DD} = 20 \text{ V}, I_D = 80 \text{ A},$	-	41	-	
Qgs	Gate-source charge	$V_{GS} = 10 \text{ V}$ (see Figure 14: "Test	-	15	-	nC
Q <sub>gd</sub>	Gate-drain charge	circuit for gate charge behavior")	-	11	1	110

**Table 6: Switching times** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_D = 40 \text{ A},$	1	18	-	
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 13: "Test circuit for	-	17.5	-	
t <sub>d(off)</sub>	Turn-off delay time	resistive load switching times"	-	26	-	ns
<b>t</b> f	Fall time	and Figure 18: "Switching time waveform")	-	13	-	

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Defined}$  by design, not subject to production test.

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		ı		80	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		ı		320	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 80 A	-		1.2	٧
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 80 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	37		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 32 V (see Figure 15: "Test circuit	ı	28.5		nC
I <sub>RRM</sub>	Reverse recovery current	for inductive load switching and diode recovery times")	-	1.5		Α

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Current is limited by package

 $<sup>^{(2)}</sup>$ Pulse test: pulse duration = 300  $\mu$ s, duty cycle 1.5%

### 2.1 Electrical characteristics (curves)

Figure 2: Safe operating area  $\begin{array}{c} \text{GADG291120161519SOA} \\ \text{(A)} \\ \text{Operation in this area is} \\ \text{Imited by R}_{\text{DS(on)}} \\ \text{10}^{0} \\ \text{T}_{\text{S}} = 175 \, ^{\circ}\text{C} \\ \text{T}_{\text{C}} = 25 \, ^{\circ}\text{C} \\ \text{single pulse} \\ \text{10}^{-1} \\ \text{10}^{-1} \\ \text{10}^{-1} \\ \text{10}^{0} \\ \text{10}^{1} \\ \text{V}_{DS} \text{ (V)} \\ \end{array}$ 

Figure 3: Thermal impedance GADG291120161452ZTH  $\delta = 0.5$  $\delta = 0.2$ = 0.05  $\delta = 0.1$  $\delta = 0.02$  $\delta = 0.01$ 10-1 Z<sub>th</sub>=k\*R<sub>thj-c</sub> δ=tp/T Single pulse ЛЛ --|t<sub>ρ</sub>|\_\_\_| 10<sup>-2</sup> 10-4 10<sup>-3</sup> 10<sup>-2</sup> t<sub>p</sub> (s)

Figure 4: Output characteristics

GADG2911201613500CH

(A)

V<sub>GS</sub> = 9,10 V

V<sub>GS</sub> = 7 V

V<sub>GS</sub> = 8 V


V<sub>GS</sub> = 6 V


150


V<sub>GS</sub> = 5 V

0

1 2 3 4 5 V<sub>DS</sub> (V)







STD134N4F7AG Electrical characteristics

Figure 8: Capacitance variations

C
(pF)

GADG291120161417CVR

C
(pF)

Figure 9: Normalized gate threshold voltage vs temperature

V<sub>GS(th)</sub>
(norm.)

1.1

0.9

0.8

0.7

0.6

0.5

-75

-25

25

75

125

175

T<sub>j</sub> (°C)

Figure 10: Normalized on-resistance vs temperature


R<sub>DS(on)</sub> GADG291120161147RON


1.6 V<sub>GS</sub> = 10 V

I<sub>D</sub> = 40 A

1.2

1
0.8
0.6
-75 -25 25 75 125 175 T<sub>j</sub> (°C)





**Test circuits** STD134N4F7AG

#### 3 **Test circuits**





Figure 15: Test circuit for inductive load Figure 16: Unclamped inductive load test switching and diode recovery times circuit AM01471v1



1 kΩ

⊥ 100 nF

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 4.1 DPAK (TO-252) type A2 package information

Figure 19: DPAK (TO-252) type A2 package outline





Table 8: DPAK (TO-252) type A2 mechanical data

Dim	mm				
Dim.	Min.	Тур.	Max.		
A	2.20		2.40		
A1	0.90		1.10		
A2	0.03		0.23		
b	0.64		0.90		
b4	5.20		5.40		
С	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
D1	4.95	5.10	5.25		
Е	6.40		6.60		
E1	5.10	5.20	5.30		
е	2.16	2.28	2.40		
e1	4.40		4.60		
Н	9.35		10.10		
L	1.00		1.50		
L1	2.60	2.80	3.00		
L2	0.65	0.80	0.95		
L4	0.60		1.00		
R		0.20			
V2	0°		8°		


Figure 20: DPAK (TO-252) type A2 recommended footprint (dimensions are in mm)



STD134N4F7AG Package information

## 4.2 DPAK (TO-252) packing information

Figure 21: DPAK (TO-252) tape outline



40mm min. access hole at slot location С Ν G measured Tape slot at hub in core for Full radius tape start 2.5mm min.width

Figure 22: DPAK (TO-252) reel outline

Table 9: DPAK (TO-252) tape and reel mechanical data

AM06038v1

	Таре	, , ( : <b>0 -0-</b> ) tap		Reel	
Dim	mm		Dim	r	nm
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	А		330
B0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Bas	e qty.	2500
P1	7.9	8.1	Bull	k qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

STD134N4F7AG Revision history

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
05-Dec-2016	1	First release

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved