

MOSFET

OptiMOS™ 5 Power-Transistor, 80 V

Features

- Optimized for high performance SMPS, e.g. sync. rec.
- 175°C rated
- 100% avalanche tested
- Superior thermal resistance
- N-channel
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21


Product validation


Fully qualified according to JEDEC for Industrial Applications

Table 1 Key Performance Parameters

Parameter	Value	Unit					
$V_{ m DS}$	80	V					
R _{DS(on),max}	3.7	mΩ					
I_{D}	136	А					
$Q_{\rm oss}$	56	nC					
Q _G (0V10V)	46	nC					

PG-TDSON-8









Type/Ordering Code	Package	Marking	Related Links
BSC037N08NS5	PG-TDSON-8	037N08NS	-

Public

OptiMOS™ 5 Power-Transistor, 80 V BSC037N08NS5



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	4
Electrical characteristics	5
Electrical characteristics diagrams	7
Package Outlines	11
Revision History	14
Trademarks	14
Disclaimer	14



1 Maximum ratings

unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
raiailletei	Syllibol	Min.	Тур.	Мах.		Note/ Test Condition
Continuous drain current ¹⁾	I _D	-	-	136 96 22	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =50K/W ²⁾
Pulsed drain current ³⁾	I _{D,pulse}	-	-	544	А	T _C =25 °C
Avalanche energy, single pulse ⁴⁾	E _{AS}	-	-	140	mJ	$I_{\rm D}$ =50 A, $R_{\rm GS}$ =25 Ω
Gate source voltage	V_{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	136 3.0	W	$T_{\rm C}$ =25 °C $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =50 K/W ²⁾
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$	-55	-	175	°C	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature at 25°C. For higher case temperature please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.

Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.

³⁾ See Diagram 3 for more detailed information

⁴⁾ See Diagram 13 for more detailed information



2 Thermal characteristics

Table 3 Thermal characteristics

Darameter	Symbol	Values			Unit	Nieto/Tost Condition
Parameter	Syllibot	Min.	Тур.	Мах.	Offic	Note/ Test Condition
Thermal resistance, junction - case, bottom	R_{thJC}	-	0.7	1.1	K/W	-
Thermal resistance, junction - case, top	R_{thJC}	-	-	20	K/W	-
Device on PCB, 6 cm ² cooling area ⁵⁾	R_{thJA}	-	-	50	K/W	-

Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.



3 Electrical characteristics

unless otherwise specified

Table 4 Static characteristics

Parameter	Symbol	Values			Unit	Nata/Tast Canditian
raiailletei	Syllibot	Min.	Тур.	Мах.	Oilit	Note/ Test Condition
Drain-source breakdown voltage	$V_{(BR)DSS}$	80	-	-	V	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =1 mA
Gate threshold voltage	$V_{\rm GS(th)}$	2.2	3	3.8	V	$V_{\rm DS} = V_{\rm GS}$, $I_{\rm D} = 72 \mu \text{A}$
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	$V_{\rm DS}$ =80 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C $V_{\rm DS}$ =80 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =125 °C
Gate-source leakage current	I_{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance	$R_{\mathrm{DS(on)}}$	-	3.2 4.4	3.7 5.3	mΩ	$V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A $V_{\rm GS}$ =6 V, $I_{\rm D}$ =25 A
Gate resistance ⁶⁾	R_{G}	-	1.3	2.0	Ω	-
Transconductance	g_{fs}	47	94	-	S	$ V_{\rm DS} > 2 I_{\rm D} R_{\rm DS(on)max}, I_{\rm D} = 50 \text{ A}$

⁶⁾ Defined by design. Not subject to production test

Table 5 Dynamic characteristics 7)

Parameter	Symbol	Values			Unit	Nieto/Tost Condition
	Syllibot	Min.	Тур.	Max.	Oilit	Note/ Test Condition
Input capacitance	C _{iss}	-	3200	4200	pF	V _{GS} =0 V, V _{DS} =40 V, <i>f</i> =1 MHz
Output capacitance	Coss	-	530	690	pF	V _{GS} =0 V, V _{DS} =40 V, <i>f</i> =1 MHz
Reverse transfer capacitance	C _{rss}	-	25	44	pF	$V_{\rm GS}$ =0 V, $V_{\rm DS}$ =40 V, f =1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	14	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =3 Ω
Rise time	$t_{\rm r}$	-	10	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =3 Ω
Turn-off delay time	$t_{\sf d(off)}$	-	26	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =3 Ω
Fall time	t_{f}	-	7	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =3 Ω

⁷⁾ Defined by design. Not subject to production test

Table 6 Gate charge characteristics 8)

Parameter	Symbol	Values			Unit	Nieto/Tost Condition
	Symbol	Min.	Тур.	Мах.	Onic	Note/ Test Condition
Gate to source charge	$Q_{ m gs}$	-	15	-	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate charge at threshold	$Q_{\mathrm{g(th)}}$	-	9.0	-	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge	$Q_{ m gd}$	-	10	15	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Switching charge	Q_{sw}	-	16	-	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total	$Q_{ m g}$	-	46	58	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate plateau voltage	$V_{ m plateau}$	-	4.8	-	V	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total, sync. FET	$Q_{g(sync)}$	-	40	-	nC	$V_{\rm DS}$ =0.1 V, $V_{\rm GS}$ =0 to 10 V



Table 6 Gate charge characteristics 8)

Parameter	Symbol	Values			Linit	Note/ Test Condition
raiailletei	Symbol	Min.	Тур.	Мах.	Onit	Note/ Test Condition
Output charge	Q _{oss}	-	56	74	nC	V _{DD} =40 V, V _{GS} =0 V

⁸⁾ See "gate charge waveforms" for parameter definition. Defined by design. Not subject to production test


Table 7 Reverse diode


Parameter	Symbol	Values			Unit	Note/ Test Condition	
raiailietei	Symbol	Min.	Тур.	Мах.	Onic	Note/ Test Condition	
Diode continuous forward current	Is	-	-	124	А	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	544	А	<i>T</i> _c =25 °C	
Diode forward voltage	$V_{\rm SD}$	-	0.9	1.1	V	$V_{\rm GS}$ =0 V, $I_{\rm F}$ =50 A, $T_{\rm j}$ =25 °C	
Reverse recovery time ⁹⁾	t _{rr}	-	41	83	ns	$V_{\rm R}$ =40 V, $I_{\rm F}$ =50 A, d $i_{\rm F}$ /d t =100 A/ μ s	
Reverse recovery charge ⁹⁾	$Q_{\rm rr}$	-	36	72	nC	$V_{\rm R}$ =40 V, $I_{\rm F}$ =50 A, d $i_{\rm F}$ /d t =100 A/ μ s	

⁹⁾ Defined by design. Not subject to production test





4 Electrical characteristics diagrams






























5 Package Outlines



PACKAGE - GROUP NUMBER:	PG-TDS	PG-TDSON-8-U08					
DIMENSIONS	MILLIMETERS						
DIMENSIONS	MIN.	MAX.					
Α	0.90	1.20					
A1	0.15	0.35					
b	0.34	0.54					
С	0.15	0.35					
D	4.80	5.35					
D1	3.90	4.40					
D2	0.00	0.22					
E	5.70	6.10					
E1	4.03	4.25					
е	1.3	27					
L	0.45	0.72					
L1	0.45	0.71					
aaa	0.25						
eee	0.	05					
Ө	8° 12°						

- 1) EXCLUDING MOLD FLASH
- 2) REMOVAL ON MOLD GATE INTRUSION 0.1 MM PROTRUSION 0.1 MM
- 3) ALL METAL SURFACES ARE PLATED, EXCEPT AREA OF CUT

Figure 1 Outline PG-TDSON-8, dimensions in mm







Figure 2 Outline PG-TDSON-8, dimensions in mm





Dimension in mm

Figure 3 Outline PG-TDSON-8, dimensions in mm



Revision History

BSC037N08NS5

Revision 2024-06-11, Rev. 2.4

Previous Revision

1 ICVIOUS	110111	
Revision	Date	Subjects (major changes since last revision)
2.0	2014-12-17	Release of final version
2.1	2019-03-05	Update Rds(on) typ at Vgs=10V
2.2	2020-02-07	Update package drawings
2.3	2020-07-27	Update current rating
2.4	2024-06-11	Upgrade Operating and storage temperature max to 175°C . Update drawings in section 5 Package Outlines. Production validation added on page1

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2024 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www. infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.