

MOSFET

650V CoolMOS™ CFD7 SJ Power Device

The latest 650 V CoolMOS™ CFD7 extends the voltage class offering of the CFD7 family and is a successor to the 650 V CoolMOS™ CFD2. Resulting from improved switching performance and excellent thermal behavior, 650 V CooMOS™ CFD7 offers highest efficiency in resonant switching topologies, such as LLC and phase-shift-full-bridge (ZVS). As part of Infineon's fast body diode portfolio, this new product series blends all advantages of a fast switching technology together with superior hard commutation robustness. The CoolMOS™ CFD7 technology meets highest efficiency and reliability standards and furthermore supports high power density solutions.



Features

- · Ultra-fast body diode
- 650V break down voltage
- Best-in-class R_{DS(on)}
- Reduced switching losses
- Low R_{DS(on)} dependency over temperature

Benefits

- Excellent hard commutation ruggedness
- · Extra safety margin for designs with increased bus voltage
- Enabling increased power density solutions
- Outstanding light load efficiency in industrial SMPS applications
- Improved full load efficiency in industrial SMPS applications

Potential applications

Optimized for phase-shift full-bridge (ZVS), LLC Applications – Server, Telecom, EV Charging, Solar




Fully qualified according to JEDEC for Industrial Applications

Please note: The source and sense source pins are not exchangeable. Their exchange might lead to malfunction. For paralleling 4pin MOSFET devices the placement of the gate resistor is generally recommended to be on the Driver Source instead of the Gate.



Parameter	Value	Unit
V _{DS} @ T _{j,max}	700	V
R _{DS(on),max}	99	mΩ
$Q_{g,typ}$	39	nC
I _{D,pulse}	82	A
E _{oss} @ 400V	6.1	μJ
Body diode di _F /dt	1300	A/µs

Type / Ordering Code	Package	Marking	Related Links
IPT65R099CFD7	PG-HSOF-8	65R099F7	see Appendix A









IPT65R099CFD7



Table of Contents

Description
Maximum ratings 3
Thermal characteristics
Electrical characteristics
Electrical characteristics diagrams
Test Circuits
Package Outlines
Appendix A
Revision History
Trademarks
Disclaimer

IPT65R099CFD7



1 Maximum ratings at $T_j = 25$ °C, unless otherwise specified

Table 2 Maximum ratings

Davamatan	Values					Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current ¹⁾	I _D	-	-	28 18	А	T _C =25°C T _C =100°C	
Pulsed drain current ²⁾	I _{D,pulse}	-	-	82	Α	T _C =25°C	
Avalanche energy, single pulse	E _{AS}	-	-	97	mJ	I _D =4.7A; V _{DD} =50V; see table 10	
Avalanche energy, repetitive	E AR	-	-	0.48	mJ	I _D =4.7A; V _{DD} =50V; see table 10	
Avalanche current, single pulse	I _{AS}	-	-	4.7	Α	-	
MOSFET dv/dt ruggedness	dv/dt	-	-	120	V/ns	V _{DS} =0400V	
Gate source voltage (static)	V _{GS}	-20	-	20	V	static;	
Gate source voltage (dynamic)	V _{GS}	-30	-	30	V	AC (f>1 Hz)	
Power dissipation	P _{tot}	-	-	167	W	<i>T</i> _C =25°C	
Storage temperature	T _{stg}	-55	-	150	°C	-	
Operating junction temperature	T _j	-55	-	150	°C	-	
Mounting torque	-	-	-	n.a.	Ncm	-	
Continuous diode forward current ¹⁾	Is	-	-	28	Α	T _C =25°C	
Diode pulse current ²⁾	I _{S,pulse}	-	-	82	Α	T _C =25°C	
Reverse diode dv/dt ³⁾	dv/dt	-	-	70	V/ns	V_{DS} =0400V, I_{SD} <=9.7A, T_{j} =25°C see table 8	
Maximum diode commutation speed	di _F /dt	-	-	1300	A/μs	V_{DS} =0400V, I_{SD} <=9.7A, T_{j} =25°0 see table 8	
Insulation withstand voltage	V _{ISO}	-	-	n.a.	V	V _{rms} , T _C =25°C, t=1min	

 $^{^{1)}}$ Limited by $T_{j\,\text{max}}.$ $^{2)}$ Pulse width t_p limited by $T_{j,\text{max}}$ $^{3)}$ Identical low side and high side switch with identical R_G

IPT65R099CFD7



2 Thermal characteristics

Table 3 Thermal characteristics

Paramatan.	Ol		Values			Nata / Table Open distant
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Thermal resistance, junction - case	R _{thJC}	-	-	0.75	°C/W	-
Thermal resistance, junction - ambient	R _{thJA}	-	-	62	°C/W	device on PCB, minimal footprint
Thermal resistance, junction - ambient for SMD version	$R_{ m thJA}$	-	35	45	°C/W	Device on 40mm*40mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70µm thickness) copper area for drain connection and cooling. PCB is vertical without air stream cooling.
Soldering temperature, wave- & reflow soldering allowed	T _{sold}	-	-	260	°C	reflow MSL1

650V CoolMOS™ CFD7 SJ Power Device IPT65R099CFD7





Electrical characteristics

at T_j=25°C, unless otherwise specified

Table 4 **Static characteristics**

Danamarkan.	Ola a l	Values			11:4	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	650	-	-	V	V_{GS} =0V, I_D =1mA
Gate threshold voltage	$V_{(GS)th}$	3.5	4	4.5	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 0.48 \rm mA$
Zero gate voltage drain current ¹⁾	I _{DSS}	-	- 8	1 34	μА	V _{DS} =650V, V _{GS} =0V, T _j =25°C V _{DS} =650V, V _{GS} =0V, T _j =125°C
Gate-source leakage current	I_{GSS}	-	-	1000	nA	V _{GS} =20V, V _{DS} =0V
Drain-source on-state resistance	R _{DS(on)}	-	0.087 0.193	0.099	Ω	V _{GS} =10V, I _D =9.7A, T _j =25°C V _{GS} =10V, I _D =9.7A, T _j =150°C
Gate resistance	R _G	-	6	-	Ω	f=1MHz, open drain

Table 5 **Dynamic characteristics**

Developedan	Or smalle all		Values			
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance	Ciss	-	1942	-	pF	V _{GS} =0V, V _{DS} =400V, f=250kHz
Output capacitance	Coss	-	32	-	pF	V _{GS} =0V, V _{DS} =400V, f=250kHz
Effective output capacitance, energy related ²⁾	C _{o(er)}	-	76	-	pF	V _{GS} =0V, V _{DS} =0400V
Effective output capacitance, time related ³⁾	C _{o(tr)}	-	802	-	pF	I _D =constant, V _{GS} =0V, V _{DS} =0400V
Turn-on delay time	$t_{\sf d(on)}$	-	22	-	ns	$V_{\rm DD}$ =400V, $V_{\rm GS}$ =13V, $I_{\rm D}$ =9.7A, $R_{\rm G}$ =5.3 Ω ; see table 9
Rise time	t _r	-	9	-	ns	$V_{\rm DD}$ =400V, $V_{\rm GS}$ =13V, $I_{\rm D}$ =9.7A, $R_{\rm G}$ =5.3 Ω ; see table 9
Turn-off delay time	$t_{ m d(off)}$	-	85	-	ns	$V_{\rm DD}$ =400V, $V_{\rm GS}$ =13V, $I_{\rm D}$ =9.7A, $R_{\rm G}$ =5.3 Ω ; see table 9
Fall time	t _f	-	5	-	ns	$V_{\rm DD}$ =400V, $V_{\rm GS}$ =13V, $I_{\rm D}$ =9.7A, $R_{\rm G}$ =5.3 Ω ; see table 9

Table 6 **Gate charge characteristics**

Parameter	Cyronia al		Value	s	11	Note / Test Condition
	Symbol	Min.	Тур.	Max.	Unit	
Gate to source charge	$Q_{ m gs}$	-	11	-	nC	$V_{\rm DD}$ =400V, $I_{\rm D}$ =9.7A, $V_{\rm GS}$ =0 to 10V
Gate to drain charge	$Q_{ m gd}$	-	12	-	nC	$V_{\rm DD}$ =400V, $I_{\rm D}$ =9.7A, $V_{\rm GS}$ =0 to 10V
Gate charge total	Qg	-	39	-	nC	$V_{\rm DD}$ =400V, $I_{\rm D}$ =9.7A, $V_{\rm GS}$ =0 to 10V
Gate plateau voltage	$V_{ m plateau}$	-	5.7	-	V	$V_{\rm DD}$ =400V, $I_{\rm D}$ =9.7A, $V_{\rm GS}$ =0 to 10V

 $^{^{1)}}$ Maximum specification is defined by calculated six sigma upper confidence bound $^{2)}$ $C_{\rm o(er)}$ is a fixed capacitance that gives the same stored energy as $C_{\rm oss}$ while $V_{\rm DS}$ is rising from 0 to 400V $^{3)}$ $C_{\rm o(tr)}$ is a fixed capacitance that gives the same charging time as $C_{\rm oss}$ while $V_{\rm DS}$ is rising from 0 to 400V

IPT65R099CFD7





Table 7 Reverse diode characteristics

Parameter	Cymphal		Values		11	Note / Test Condition	
	Symbol	Min.	Тур. Мах.		Unit	Note / Test Condition	
Diode forward voltage	V _{SD}	-	1.0	-	V	V _{GS} =0V, I _F =9.7A, T _j =25°C	
Reverse recovery time	t _{rr}	-	113	170	ns	V_R =400V, I_F =9.7A, di_F/dt =100A/ μ s; see table 8	
Reverse recovery charge	Q _{rr}	-	0.6	1.2	μC	V_R =400V, I_F =9.7A, di_F/dt =100A/ μ s; see table 8	
Peak reverse recovery current	I _{rrm}	-	10.1	-	А	V_R =400V, I_F =9.7A, di_F/dt =100A/ μ s; see table 8	





4 Electrical characteristics diagrams































5 **Test Circuits**

Table 8 **Diode characteristics**





Table 9 Switching times (ss)




Table 10 **Unclamped inductive load (ss)**





6 Package Outlines



PACKAGE - GROUP NUMBER:	PG-HSOF-8-U02						
DIMENSIONS	MILLIMETERS						
DIMENSIONS	MIN.	MAX.					
Α	2.20	2.40					
b	0.70	0.90					
b1	9.70	9.90					
b2	0.42	0.50					
С	0.40	0.60					
D	10.28	10.58					
D1	3.30						
E	9.70	10.10					
E1	7.50						
E2	8.50						
E3	9.46						
е	1.20	(BSC)					
Н	11.48	11.88					
H1	6.55	6.95					
H2	7.15						
Н3	3	.59					
H4	3.26						
N	8						
K1	4.18						
L	1.40 1.80						
L1	0.50	0.90					
L2	0.50	0.70					
L3	1.00	1.30					
L4	2.62	2.81					

1) PARTIALLY COVERED WITH MOLD FLASH

Figure 1 Outline PG-HSOF-8, dimensions in mm

650V CoolMOS™ CFD7 SJ Power Device IPT65R099CFD7



7 Appendix A

Table 11 Related Links

- IFX CoolMOS CFD7 650V Webpage: www.infineon.com
- IFX CoolMOS CFD7 650V application note: www.infineon.com
- IFX CoolMOS CFD7 650V simulation model: www.infineon.com
- IFX Design tools: www.infineon.com

IPT65R099CFD7



Revision History

IPT65R099CFD7

Revision: 2022-08-04, Rev. 2.1

Previous	Revision

Tovious Nevision							
Revision	Date	te Subjects (major changes since last revision)					
2.0	2022-08-02	Release of final version					
2.1	2022-08-04	Updated Zero gate voltage drain current (IDSS) Max Value					

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2022 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Final Data Sheet 14 Rev. 2.1, 2022-08-04