

# OptiMOS® Power-Transistor





#### **Product Summary**

PG-TO263-3-2


V <sub>DS</sub>	40	V
R <sub>DS(on),max</sub> (SMD version)	3.7	mΩ
I <sub>D</sub>	80	Α

PG-TO262-3-1

#### **Features**

- N-channel Enhancement mode
- Automotive AEC Q101 qualified
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- Ultra low Rds(on)
- 100% Avalanche tested
- Green product (RoHS compliant)

Туре	Package	Marking
IPB80N04S2-H4	PG-TO263-3-2	2N04H4
IPP80N04S2-H4	PG-TO220-3-1	2N04H4
IPI80N04S2-0H4	PG-TO262-3-1	2N04H4



PG-TO220-3-1

#### **Maximum ratings,** at $T_i$ =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current <sup>1)</sup>	I <sub>D</sub>	T <sub>C</sub> =25 °C, V <sub>GS</sub> =10 V	80	Α
		T <sub>C</sub> =100 °C, V <sub>GS</sub> =10 V <sup>2)</sup>	80	
Pulsed drain current <sup>2)</sup>	I <sub>D,pulse</sub>	T <sub>C</sub> =25 °C	320	
Avalanche energy, single pulse	E <sub>AS</sub>	/ <sub>D</sub> =80A	660	mJ
Gate source voltage	$V_{GS}$		±20	V
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> =25 °C	300	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 +175	°C
IEC climatic category; DIN IEC 68-1			55/175/56	



# IPB80N04S2-H4 IPP80N04S2-H4, IPI80N04S2-H4

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Thermal characteristics <sup>2)</sup>						
Thermal resistance, junction - case	R <sub>thJC</sub>		-	-	0.5	K/W
Thermal resistance, junction - ambient, leaded	$R_{thJA}$		-	-	62	
SMD version, device on PCB	$R_{\mathrm{thJA}}$	minimal footprint	-	-	62	
		6 cm <sup>2</sup> cooling area <sup>3)</sup>	-	-	40	

# **Electrical characteristics,** at $T_{\rm j}$ =25 °C, unless otherwise specified

#### **Static characteristics**

Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> =0 V, I <sub>D</sub> = 1 mA	40	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	2.1	3.0	4.0	
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> =40 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =25 °C	-	0.01	1	μΑ
		$V_{\rm DS}$ =40 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =125 °C <sup>2)</sup>	-	1	100	
Gate-source leakage current	I <sub>GSS</sub>	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V	-	1	100	nA
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10 V, I <sub>D</sub> =80 A	1	3.5	4.0	mΩ
		$V_{\rm GS}$ =10 V, $I_{\rm D}$ =80 A, SMD version	-	3.2	3.7	

## IPB80N04S2-H4 IPP80N04S2-H4, IPI80N04S2-H4

Parameter	Symbol Conditions		Values			Unit	
			min.	typ.	max.		
Dynamic characteristics <sup>2)</sup>							
Input capacitance	C iss		-	4400	-	pF	
Output capacitance	C <sub>oss</sub>	V <sub>GS</sub> =0 V, V <sub>DS</sub> =25 V, f=1 MHz	-	1800	-	1	
Reverse transfer capacitance	C <sub>rss</sub>		-	480	-		
Turn-on delay time	t <sub>d(on)</sub>		-	23	-	ns	
Rise time	t <sub>r</sub>	V <sub>DD</sub> =20 V, V <sub>GS</sub> =10 V,	-	63	-		
Turn-off delay time	$t_{\text{d(off)}}$	$I_{\rm D}$ =80 A, $R_{\rm G}$ =1.3 Ω	-	46	-		
Fall time	t <sub>f</sub>		-	22	-		
Gate Charge Characteristics <sup>2)</sup>				ī	ı	1	
Gate to source charge	Q <sub>gs</sub>		-	21	29	nC	
Gate to drain charge	Q <sub>gd</sub>	V <sub>DD</sub> =32 V, I <sub>D</sub> =80 A,	-	38	70		
Gate charge total	Q <sub>g</sub>	V <sub>GS</sub> =0 to 10 V	-	103	148		
Gate plateau voltage	$V_{ m plateau}$		-	4.9	-	V	
Reverse Diode							
Diode continous forward current <sup>2)</sup>	Is	T <sub>C</sub> =25 °C	-	-	80	Α	
Diode pulse current <sup>2)</sup>	I <sub>S,pulse</sub>	7 <sub>C</sub> -25 C	-	-	320		
Diode forward voltage	$V_{\mathrm{SD}}$	V <sub>GS</sub> =0 V, I <sub>F</sub> =80 A, T <sub>j</sub> =25 °C	-	0.9	1.3	V	
Reverse recovery time <sup>2)</sup>	t <sub>rr</sub>	$V_R$ =20 V, $I_F$ = $I_S$ , $di_F$ / $dt$ =100 A/ $\mu$ s	-	195	-	ns	
Reverse recovery charge <sup>2)</sup>	Qn	$V_{R}$ =20 V, $I_{F}$ = $I_{S}$ , $di_{F}/dt$ =100 A/ $\mu$ s	-	370	-	nC	

<sup>&</sup>lt;sup>1)</sup> Current is limited by bondwire; with an  $R_{\rm thJC}$  = 0.5K/W the chip is able to carry 200A at 25°C. For detailed information see Application Note ANPS071E at www.infineon.com/optimos

<sup>&</sup>lt;sup>2)</sup> Defined by design. Not subject to production test.

 $<sup>^{3)}</sup>$  Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70  $\mu$ m thick) copper area for drain connection. PCB is vertical in still air.




#### 1 Power dissipation

$$P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} \ge 6 \text{ V}$$

# 

#### 2 Drain current


$$I_D = f(T_C); V_{GS} \ge 10 \text{ V}$$



### 3 Safe operating area

$$I_D = f(V_{DS}); T_C = 25 \text{ °C}; D = 0$$


parameter: t<sub>p</sub>



#### 4 Max. transient thermal impedance

$$Z_{\rm thJC} = f(t_{\rm p})$$

parameter:  $D = t_p/T$ 






### 5 Typ. output characteristics

 $I_{\rm D} = f(V_{\rm DS}); T_{\rm j} = 25 \,{}^{\circ}{\rm C}$ 


parameter:  $V_{\rm GS}$ 



#### 6 Typ. drain-source on-state resistance

 $R_{DS(on)} = (I_D); T_j = 25 \text{ °C}$ 


parameter: V<sub>GS</sub>



### 7 Typ. transfer characteristics

 $I_D = f(V_{GS}); V_{DS} = 6V$ 


parameter: T<sub>i</sub>



#### 8 Typ. Forward transconductance

 $g_{fs} = f(I_D); T_j = 25^{\circ}C$ 

parameter: g fs






#### 9 Typ. Drain-source on-state resistance

 $R_{DS(ON)} = f(T_j)$ 


parameter:  $I_D$  = 80 A;  $V_{GS}$  = 10 V



#### 10 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$ 

parameter: I<sub>D</sub>



#### 11 Typ. capacitances


 $C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$ 



#### 12 Typical forward diode characteristicis

 $IF = f(V_{SD})$ 

parameter: T<sub>i</sub>






#### 13 Avalanche energy


### $E_{AS} = f(T_i)$

parameter:  $I_D$ 

### 14 Typ. gate charge

$$V_{\rm GS}$$
 = f(Q<sub>gate</sub>);  $I_{\rm D}$  = 80 A pulsed







### 15 Drain-source breakdown voltage

 $V_{BR(DSS)} = f(T_j); I_D = 1 \text{ mA}$ 

#### 16 Gate charge waveforms







Published by Infineon Technologies AG 81726 Munich, Germany

© Infineon Technologies AG 2008 All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



## IPB80N04S2-H4 IPP80N04S2-H4, IPI80N04S2-H4

## Revision History

Version	Date	Changes
Revision 1.1	22.02.2008	Update of side 1 and 10 according to new template
Revision 1.1	22.02.2008	Update of SOA diagram, labelling