


# N-channel 60 V, 3.1 m $\Omega$ typ., 80 A STripFET F7 Power MOSFET in a DPAK package

# TAB Q 2 3

DPAK



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	l <sub>D</sub>	P <sub>TOT</sub>
STD140N6F7	60 V	3.8 m Ω	80 A	134 W

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- $\bullet \quad \text{Low $C_{rss}/C_{iss}$ ratio for EMI immunity}\\$
- · High avalanche ruggedness

#### **Applications**

· Switching applications

#### **Description**

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



# Product status STD140N6F7

Product summary			
Order code STD140N6F7			
Marking	140N6F7		
Package	DPAK		
Packing	Tape and reel		



## 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit		
$V_{DS}$	Drain-source voltage	60	V		
V <sub>GS</sub>	Gate-source voltage	±20	V		
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>case</sub> = 25 °C	80	_		
ID <sup>(*)</sup>	Drain current (continuous) at T <sub>case</sub> = 100 °C	80	Α		
I <sub>DM</sub> (2)	Drain current (pulsed)	320	Α		
P <sub>TOT</sub>	Total power dissipation at T <sub>case</sub> = 25 °C	134	W		
E <sub>AS</sub> (3)	Single pulse avalanche energy	200	mJ		
dv/dt (4)	Drain-body diode dynamic dv/dt ruggedness	7.1	V/ns		
T <sub>stg</sub>	Storage temperature range	55 to 175	°C		
Tj	Operating junction temperature range				

- 1. Current is limited by package.
- 2. Pulse width is limited by safe operating area.
- 3. starting  $T_j = 25$  °C,  $I_D = 20$  A,  $V_{DD} = 30$  V.
- 4.  $I_{SD}$ = 80 A; di/dt = 600 A/ $\mu$ s;  $V_{DD}$  = 48 V;  $T_j$  <  $T_{jmax}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-pcb</sub> (1)	Thermal resistance junction-pcb	50	°C/W
R <sub>thj-c</sub>	Thermal resistance junction-case	1.12	C/VV

1. When mounted on FR-4 board of 1 inch $^2$ , 2oz Cu, t < 10 s.

DS11454 - Rev 3 page 2/17



#### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 3. On/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	60			V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 60 V			1	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 40 A		3.1	3.8	mΩ

**Table 4. Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	3100	-	
C <sub>oss</sub>	Output capacitance	$V_{DS} = 30 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	1520	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	193	-	
Qg	Total gate charge	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 80 A, V <sub>GS</sub> = 0 to 10 V	-	55	-	
Q <sub>gs</sub>	Gate-source charge	(see Figure 13. Test circuit for gate	-	19	-	nC
Q <sub>gd</sub>	Gate-drain charge	charge behavior)	-	18	-	

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V 00 V L 40 A D 4 7 O	-	24	-	
t <sub>r</sub>	Rise time	$V_{DD} = 30 \text{ V}, I_D = 40 \text{ A}, R_G = 4.7 \Omega,$ $V_{GS} = 10 \text{ V}$ (see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time waveform)	-	68	-	ne
t <sub>d(off)</sub>	Turn-off delay time		-	39	-	ns
t <sub>f</sub>	Fall time	rigure 17. Owntorning time waveloning	-	20	-	

Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> (1)	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 80 A	-		1.2	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 80 A, di/dt = 100 A/μs, V <sub>DD</sub> = 48 V (see Figure 14. Test circuit for inductive load switching and diode recovery times)		42.4		ns
Q <sub>rr</sub>	Reverse recovery charge			36.2		nC
I <sub>RRM</sub>	Reverse recovery current			1.8		Α


1. Pulse test: pulse duration = 300 μs, duty cycle 1.5%.


DS11454 - Rev 3 page 3/17





#### 2.1 Characteristics curves














DS11454 - Rev 3 page 4/17



Figure 7. Capacitance variations

C GIPG310320151105CVR

(pF)

10 4

C ISS

C OSS

10 2

f = 1 MHz

C RSS

C OSS

V DS (V)

Figure 8. Normalized gate threshold voltage vs temperature

V<sub>GS(th)</sub>
(norm.)

1.1

1.0

0.9

0.8

0.7

0.6

0.5

-75

-25

25

75

125

T<sub>j</sub> (°C)

Figure 9. Normalized on-resistance vs temperature

R DS(on) (norm.)

1.8

1.6

1.4

1.2

1.0

0.8

0.6

-75

-25

25

75

125

T J (°C)





Figure 11. Source-drain diode forward characteristics



DS11454 - Rev 3 page 5/17





#### 3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior

AM01469v1

Figure 14. Test circuit for inductive load switching and diode recovery times





Figure 15. Unclamped inductive load test circuit



AM01471v1

Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS11454 - Rev 3 page 6/17



# 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK is an ST trademark.

DS11454 - Rev 3 page 7/17



#### 4.1 DPAK (TO-252) type A2 package information

Figure 18. DPAK (TO-252) type A2 package outline



0068772\_type-A2\_rev26

DS11454 - Rev 3 page 8/17



Table 7. DPAK (TO-252) type A2 mechanical data


Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
е	2.159	2.286	2.413
e1	4.445	4.572	4.699
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°


DS11454 - Rev 3 page 9/17





# 4.2 DPAK (TO-252) type C2 package information


Figure 19. DPAK (TO-252) type C2 package outline











0068772\_type-C2\_rev26

DS11454 - Rev 3 page 10/17



Table 8. DPAK (TO-252) type C2 mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	2.20	2.30	2.38
A1	0.90	1.01	1.10
A2	0.00		0.10
b	0.72		0.85
b4	5.13	5.33	5.46
С	0.47		0.60
c2	0.47		0.60
D	6.00	6.10	6.20
D1	5.10		5.60
Е	6.50	6.60	6.70
E1	5.20		5.50
е	2.186	2.286	2.386
Н	9.80	10.10	10.40
L	1.40	1.50	1.70
L1		2.90 REF	
L2	0.90		1.25
L3		0.51 BSC	
L4	0.60	0.80	1.00
L6		1.80 BSC	
θ1	5°	7°	9°
θ2	5°	7°	9°
V2	0°		8°

DS11454 - Rev 3 page 11/17



Figure 20. DPAK (TO-252) recommended footprint (dimensions are in mm)


FP\_0068772\_rev26


DS11454 - Rev 3 page 12/17



## 4.3 DPAK (TO-252) packing information

Figure 21. DPAK (TO-252) tape outline






AM08852v1

DS11454 - Rev 3 page 13/17



Figure 22. DPAK (TO-252) reel outline



AM06038v1

Table 9. DPAK (TO-252) tape and reel mechanical data

	Tape			Reel		
Dim.	mm		Dim.	mm		
Dim.	Min.	Max.	Dilli.	Min.	Max.	
A0	6.8	7	А		330	
В0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
Е	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Bas	e qty.	2500	
P1	7.9	8.1	Bul	k qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

DS11454 - Rev 3 page 14/17



## **Revision history**

Table 10. Document revision history

Date	Revision	Changes
21-Dec-2015	1	First release.
11-Apr-2016	2	Datasheet promoted from preliminary data to production data.  Minor text changes.
10-Apr-2019  Added Section 4.2 DPAK (TO-252) type C2 package information.  Minor text changes.		, , , , , , ,

DS11454 - Rev 3 page 15/17



## **Contents**

1	Elect	rical ratings	2
2	Elect	rical characteristics	3
	2.1	Characteristics curves	4
3	Test	circuits	6
4 Package information.		age information	7
		DPAK package information	
	4.2	Packing information	9
	4.3	DPAK (TO-252) packing information	. 12
Rev	Revision history		



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS11454 - Rev 3 page 17/17