


Datasheet

# N-channel 650 V, 24 mΩ typ., 84 A MDmesh M5 PowerMOSFETs in TO-247 and TO-247 long leads packages





#### **Features**

Order codes	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STW88N65M5	650 V	29 mΩ	84 A
STWA88N65M5	050 V	29 1112	04 A

- Higher V<sub>DSS</sub> rating
- · Higher dv/dt capability
- · Excellent switching performance
- Easy to drive
- 100% avalanche tested

#### **Applications**

- High efficiency switching applications:
  - Servers
  - PV inverters
  - Telecom infrastructure
  - Multi kW battery chargers

#### **Description**

These devices are N-channel Power MOSFETs based on the MDmesh M5 innovative vertical process technology combined with the well-known PowerMESH horizontal layout. The resulting products offer extremely low on-resistance, making them particularly suitable for applications requiring high power and superior efficiency.



Product status links
STW88N65M5
STWA88N65M5

Product summary		
Order code STW88N65M5		
Marking	88N65M5	
Package	TO-247	
Packing	Tube	
Order code	STWA88N65M5	
Marking	88N65M5	
Package	TO-247 long leads	
Packing	Tube	



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±25	V
I_	Drain current (continuous) at T <sub>C</sub> = 25 °C	84	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	50.5	
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	336	Α
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	450	W
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>J</sub> max.)	15	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	2000	mJ
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	15	V/ns
T <sub>stg</sub>	Storage temperature range -55 to 150		°C
TJ	Operating junction temperature range	-55 to 150	°C

<sup>1.</sup> Pulse width is limited by safe operating area.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJC</sub>	Thermal resistance, junction-to-case	0.28	°C/W
R <sub>thJA</sub>	Thermal resistance, junction-to-ambient	50	°C/W

DS8771 - Rev 6 page 2/15

<sup>2.</sup>  $I_{SD} \le 84$  A,  $di/dt \le 400$  A/ $\mu$ s,  $V_{DS}$  (peak)  $< V_{(BR)DSS}$ ,  $V_{DD} = 400$  V.



#### 2 Electrical characteristics

 $T_C$  = 25 °C unless otherwise specified.

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
lass	Zoro goto voltago drain ourrent	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V			1	
DSS	I <sub>DSS</sub> Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V, T <sub>C</sub> = 125 °C <sup>(1)</sup>			100	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 42 A		24	29	mΩ

<sup>1.</sup> Specified by design, not tested in production.

**Table 4. Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	8825	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	223	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	11	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	V <sub>DS</sub> = 0 to 520 V, V <sub>GS</sub> = 0 V		778	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	VDS - 0 to 520 V, VGS - 0 V		202	-	pF
$R_{G}$	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A		1.79	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 520 V, I <sub>D</sub> = 42 A	-	204	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	51	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15. Test circuit for gate charge behavior)	-	84	-	nC

C<sub>O(tr)</sub> is an equivalent capacitance that provides the same charging time as C<sub>OSS</sub> while V<sub>DS</sub> is rising from 0 V to the stated value.

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(v)</sub>	Voltage delay time	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 56 A,	-	141	-	ns
t <sub>r(v)</sub>	Voltage rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	16	-	ns
t <sub>f(i)</sub>	Current fall time	(see Figure 16. Test circuit for inductive load switching and diode recovery times and Figure 19. Switching time waveform)		29	-	ns
t <sub>c(off)</sub>	Crossing time			56	-	ns

DS8771 - Rev 6 page 3/15

<sup>2.</sup>  $C_{o(er)}$  is an equivalent capacitance that provides the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 V to the stated value.



Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		84	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		336	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 84 A, V <sub>GS</sub> = 0 V	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 84 A, di/dt = 100 A/μs,	-	544		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V	-	14		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 16. Test circuit for inductive load switching and diode recovery times)	-	50		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 84 A, di/dt = 100 A/μs,	-	660		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V, T <sub>J</sub> = 150 °C	-	20		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 16. Test circuit for inductive load switching and diode recovery times)	-	60		Α

<sup>1.</sup> Pulse width is limited by safe operating area.

DS8771 - Rev 6 page 4/15

<sup>2.</sup> Pulsed: pulse duration =  $300 \mu s$ , duty cycle 1.5%.



#### 2.1 Electrical characteristics (curves)







Figure 3. Typical output characteristics GADG310320231227OCH Id (A) VGS=9, 10V 250 8V 200 150 100 50 6V 10 15 20 25 VDS(V)







DS8771 - Rev 6 page 5/15



Figure 7. Typical reverse diode forward characteristics




Figure 8. Typical gate charge characteristics




Figure 9. Typical capacitance characteristics




Figure 10. Normalized gate threshold vs temperature




Figure 11. Normalized on-resistance vs temperature






Figure 12. Typical output capacitance stored energy



DS8771 - Rev 6 page 6/15






DS8771 - Rev 6 page 7/15





#### 3 Test circuits

Figure 14. Test circuit for resistive load switching times

AM01468v1







DS8771 - Rev 6 page 8/15




## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## 4.1 TO-247 package information

Figure 20. TO-247 package outline



0075325\_10

DS8771 - Rev 6 page 9/15



Table 7. TO-247 package mechanical data


Dim.		mm			
Dim.	Min.	Тур.	Max.		
Α	4.85		5.15		
A1	2.20	2.20 2.60			
b	1.0		1.40		
b1	2.0		2.40		
b2	3.0		3.40		
С	0.40		0.80		
D	19.85		20.15		
E	15.45		15.75		
е	5.30	5.45 5.60			
L	14.20		14.80		
L1	3.70		4.30		
L2		18.50			
ØP	3.55		3.65		
ØR	4.50		5.50		
S	5.30	5.50	5.70		
aaa		0.04	0.10		

DS8771 - Rev 6 page 10/15



## 4.2 TO-247 long leads package information

Figure 21. TO-247 long leads package outline



8463846\_4

DS8771 - Rev 6 page 11/15



Table 8. TO-247 long leads package mechanical data

Dim		mm		
Dim.	Min.	Тур.	Max.	
А	4.90	4.90 5.00 5.10		
A1	2.31	2.51		
A2	1.90	2.00	2.10	
b	1.16		1.26	
b2			3.25	
b3			2.25	
С	0.59		0.66	
D	20.90 21.00		21.10	
E	15.70	15.70 15.80 15.90		
E2	4.90	5.00 5.10		
E3	2.40	2.50	2.60	
е	5.34	5.44	5.54	
L	19.80	19.92	20.10	
L1			4.30	
Р	3.50	3.60	3.70	
Q	5.60		6.00	
S	6.05	6.15	6.25	
aaa		0.04	0.10	

DS8771 - Rev 6 page 12/15



## **Revision history**

Table 9. Document revision history

Date	Revision	Changes
23-Nov-2011	1	First release.
09-Dec-2011	2	Document status promoted from preliminary data to datasheet.
12-Jun-2012	3	Updated title on the cover page.
30-Nov-2012	4	Added new part number: STWA88N65M5
30-1107-2012	7	Updated: Section 4: Package mechanical data
16-Jul-2014	5	- Updated: Figure 4 and 5
10-341-2014	J	- Minor text changes
		Modified title and Features
12-Apr-2023	6	Updated Section 4 Package information
		Minor text changes

DS8771 - Rev 6 page 13/15



## **Contents**

1	Elec	trical ratingstrical ratings	2
2	9		
		Electrical characteristics (curves)	
3		circuits	
4	Package information		9
	4.1	TO-247 package information	9
	4.2	TO-247 long leads package information	11
Revision history			13

DS8771 - Rev 6 page 14/15



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics - All rights reserved

DS8771 - Rev 6 page 15/15