


# N-channel 100 V, 55 m $\Omega$ typ., 26 A STripFET II Power MOSFET in a TO-220 package

## Features






- Exceptional dv/dt capability
- 100% avalanche tested
- · Low gate charge

#### **Applications**

Switching applications



This Power MOSFET has been developed using STMicroelectronics' unique STripFET process, which is specifically designed to minimize input capacitance and gate charge. This renders the device suitable for use as primary switch in advanced high-efficiency isolated DC-DC converters for telecom and computer applications, and applications with low gate charge driving requirements.



AM01475v1\_noZer



#### Product status link STP24NF10

Product summary				
Order code	STP24NF10			
Marking	P24NF10			
Package	TO-220			
Packing	Tube			



## 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
$V_{DS}$	Drain-source voltage	100	V	
$V_{DGR}$	Drain-gate voltage ( $R_{GS}$ = 20 k $\Omega$ )	100	V	
V <sub>GS</sub>	Gate-source voltage	±20	V	
1	Drain current (continuous) at T <sub>C</sub> = 25 °C	26		
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	18	A	
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	104	Α	
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	85	W	
E <sub>AS</sub> <sup>(2)</sup>	Single-pulse avalanche energy	220	mJ	
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	9	V/ns	
T <sub>stg</sub>	Storage temperature range	EE to 175	°C	
TJ	Operating junction temperature range	-55 to 175	°C	

- 1. Pulse width limited by safe operating area.
- 2. Starting  $T_J$  = 25 °C,  $I_D$  = 12 A,  $V_{DD}$  = 30 V.
- 3.  $I_{SD} \le 24~A,~di/dt \le 300~A/\mu s,~V_{DD} = 80\% V_{(BR)DSS}.$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJC</sub>	Thermal resistance, junction-to-case	1.76	°C/W
R <sub>thJA</sub>	Thermal resistance, junction-to-ambient	62.5	°C/W

DS1936 - Rev 8 page 2/12



#### 2 Electrical characteristics

 $T_C$  = 25 °C unless otherwise specified.

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100			V
	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 100 V			1	
I <sub>DSS</sub>		$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			10	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 12 A		55	60	mΩ

<sup>1.</sup> Specified by design, not tested in production.

**Table 4. Dynamic** 

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
9fs <sup>(1)</sup>	Forward transconductance $V_{DS} = 15 \text{ V}, I_D = 12 \text{ A}$		-	10		S
C <sub>iss</sub>	Input capacitance		-	870		pF
C <sub>oss</sub>	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	125		pF
C <sub>rss</sub>	Reverse transfer capacitance		-	50		pF
Qg	Total gate charge	V <sub>DD</sub> = 80 V, I <sub>D</sub> = 24 A, V <sub>GS</sub> = 10 V (see Figure 13. Test circuit for gate charge behavior)	-	30	41	nC
$Q_{gs}$	Gate-source charge		-	6		nC
Q <sub>gd</sub>	Gate-drain charge		-	10		nC

<sup>1.</sup> Pulsed: pulse duration=300 μs, duty cycle 1.5%.

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_D = 12 \text{ A},$	-	60	-	ns
t <sub>r</sub>	Rise time	$R_G$ = 4.7 $\Omega$ , $V_{GS}$ = 10 V (see Figure 12. Test circuit for resistive load switching times	-	15	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	50	-	ns
t <sub>f</sub>	Fall time	and Figure 17. Switching time waveform)	-	20	-	ns

DS1936 - Rev 8 page 3/12



Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		26	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		104	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 24 A, V <sub>GS</sub> = 0 V	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 24 A, di/dt = 100 A/μs,	-	100		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 30 V, T <sub>J</sub> = 150 °C	-	375		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	7.5		Α


- 1. Pulse width limited by safe operating area.
- 2. Pulsed: pulse duration =  $300 \mu s$ , duty cycle 1.5%.

DS1936 - Rev 8 page 4/12



#### 2.1 Electrical characteristics (curves)





10


15


0


5

20

V<sub>DS</sub> (V)







DS1936 - Rev 8 page 5/12



Figure 7. Gate charge vs gate-source voltage




Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature




Figure 10. Normalized on-resistance vs temperature





Figure 11. Source-drain diode forward characteristics




DS1936 - Rev 8 page 6/12







#### 3 Test circuits

Figure 12. Test circuit for resistive load switching times







DS1936 - Rev 8 page 7/12





## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

#### 4.1 TO-220 type A package information

Figure 18. TO-220 type A package outline





DS1936 - Rev 8 page 8/12



Table 7. TO-220 type A package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95
Slug flatness		0.03	0.10

DS1936 - Rev 8 page 9/12



## **Revision history**

**Table 8. Document revision history** 

Date	Revision	Changes
09-Sep-2004	6	Complete version.
09-Aug-2006	7	New template, no content change.
	8	The part number STB24NF10 have been removed and the document has been updated accordingly.
		Updated title and Internal schematic on cover page.
22-Feb-2022		Updated Section 3 Test circuits.
		Updated Section 4 Package information.
		Minor text changes.

DS1936 - Rev 8 page 10/12



#### **Contents**

1	Electrical ratings					
2	Elec	trical characteristics	3			
	2.1	Electrical characteristics (curves)	5			
3	Test	circuits	7			
4	Pac	kage information	8			
	4.1	TO-220 type A package information	8			
Rev	/ision	history	10			



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved

DS1936 - Rev 8 page 12/12