

STL8DN10LF3

Automotive-grade dual N-channel 100 V, 25 mΩ typ., 7.8 A STripFET™ F3 Power MOSFET in a PowerFLAT™ 5x6 DI

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ID
STL8DN10LF3	100 V	35 mΩ	7.8 A

- Designed for automotive applications and AEC-Q101 qualified
- Logic level V_{GS(th)}
- 175 °C maximum junction temperature
- 100% avalanche rated
- Wettable flank package

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using STripFET™ F3 technology. It is designed to minimize on-resistance and gate charge to provide superior switching performance.

Table 1: Device summary

Order code	Marking	Package	Packing
STL8DN10LF3	8DN10LF3	PowerFLAT [™] 5x6 double island	Tape and reel

June 2016 DocID023009 Rev 8 1/15

Contents STL8DN10LF3

Contents

1	Electric	al ratings	3
2		al characteristics	
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	<u>Q</u>
	4.1	PowerFLAT ™ 5x6 double island package information	ç
	4.2	Packing information	12
5	Revisio	n history	14

STL8DN10LF3 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	100	V	
V_{GS}	Gate-source voltage	±20	V	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	20	Α	
I _D ⁽¹⁾	Drain current (continuous) at T _c = 100 °C	20	Α	
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} = 25 °C	7.8	Α	
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} = 100 °C	5.5	Α	
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	31.2	Α	
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C	otal dissipation at T _C = 25 °C 70		
P _{TOT} ⁽²⁾	Total dissipation at T _{pcb} = 25°C	4.3	W	
l _{AV}	Not-repetitive avalanche current	7.8	Α	
E _{AS}	Single pulse avalanche energy	190	mJ	
Tj	Operating junction temperature range	FF to 17F	°C	
T _{stg}	Storage temperature range	-55 to 175	°C	

Notes:

Table 3: Thermal resistance

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.1	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	35	°C/W

Notes:

 $[\]ensuremath{^{(1)}}\mbox{This}$ value is rated according to Rthj-case and limited by package

⁽²⁾The value is rated according to Rthj-pcb

⁽³⁾Pulse width limited by safe operating area.

 $^{^{(1)}\!}When$ mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s.

Electrical characteristics STL8DN10LF3

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On/Off states

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage I _D = 250 μA, V _{GS} = 0 V		100			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = 100 V			1	μΑ
I _{GSS}	Gate-body leakage current(V _{DS} = 0)	V _{GS} = ±20 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	1		3	V
D-ac	Static drain-source	$V_{GS} = 10 \text{ V}, I_D = 4 \text{ A}$		25	35	mΩ
R _{DS(on)}	on-resistance	$V_{GS} = 5 \text{ V}, I_D = 4 \text{ A}$		40	50	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V 05 V 6 4 MIL	-	970	ı	
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$	-	115	ı	pF
C _{rss}	Reverse transfer capacitance	VGS = 0 V	-	11.5	ı	
Qg	Total gate charge	$V_{DD} = 50 \text{ V}, I_D = 7.8 \text{ A},$	-	20.5	ı	
Qgs	Gate-source charge	V _{GS} = 10 V (see Figure	-	4	ı	nC
Q_{gd}	Gate-drain charge	13: "Test circuit for gate charge behavior")	-	5	ı	
Rg	Intrinsic gate resistance	f =1 MHz open drain	-	3.65	-	Ω

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_D = 7.8 \text{ A},$	-	8.7	-	
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see	-	9.6	-	20
t _{d(off)}	Turn-off delay time	Figure 12: "Test circuit for resistive load switching	-	50.6	-	ns
t _f	Fall time	times")	-	5.2	-	

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isp	Source-drain current		-		7.8	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		31.2	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{DS} = 7.8 A, V _{GS} = 0			1.3	V
t _{rr}	Reverse recovery time	$I_{SD} = 7.8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	42.5		ns
Qrr	Reverse recovery charge	$V_{DD} = 48 \text{ V}, T_j = 150 ^{\circ}\text{C}$ (see Figure 14: "Test circuit for	-	87		nC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	4.08		Α

Notes:

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5 %

2.1 Electrical characteristics (curves)




Figure 3: Thermal impedance

K 8=0.50.2

0.1

10⁻¹ $Z_{th} = k R_{ihJ-pcb}$ $\delta = f_p/\tau$ Single pulse $\delta = f_p/\tau$ 10⁻³

10⁻⁴

10⁻³

10⁻⁴

10⁻³

10⁻⁴


10⁻³


10⁻¹


10⁰

10¹

10











Figure 9: Normalized gate threshold voltage vs temperature AM13014v1 VGS(th) (norm) ID=250μA 1.2 1.0 0.8 0.6 0.4 -25 -75 25 75 125 TJ(°C)

Figure 10: Normalized on-resistance vs temperature AM13015v1 RDS(on) (norm) ID=4A VGS=10V 2.0 1.6 1.2 8.0 0.4 25 -75 -25 75 125 TJ(°C)



Test circuits STL8DN10LF3

3 Test circuits

Figure 12: Test circuit for resistive load switching times

Figure 13: Test circuit for gate charge behavior

12 V 47 KΩ 100 Ω D.U.T.

12 V 47 KΩ VGD

14 VGD

14 VGD

14 VGD

15 VGD

16 CONST 100 Ω OVG

17 VGD

18 VGD

18 VGD

18 VGD

18 VGD


18 VGD


18 VGD


19 VGD

18 VGD

Figure 14: Test circuit for inductive load switching and diode recovery times







STL8DN10LF3 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PowerFLAT ™ 5x6 double island package information

BOTTOM VIEW D6 E4(x4) Dİ2 E3 E2 D7 E3 iд Detail A Scale 3:1 0.08 e(x6)b(x8)-D5(x4) SIDE VIEW Detail A $\overset{\times}{\infty}$ TOP VIFW

Figure 18: PowerFLAT™ 5x6 double island WF type R package outline

8256945_r16_typeR-WF

Table 8: PowerFLAT™ 5x6 double island WF type R mechanical data

	mm	
Min.	Тур.	Max.
0.80		1.00
0.02		0.05
	0.25	
0.30		0.50
5.80	6.00	6.10
5.00	5.20	5.40
4.15		4.45
4.05	4.20	4.35
4.80	5.00	5.10
0.25	0.40	0.55
0.15	0.30	0.45
1.68		1.98
	1.27	
6.20	6.40	6.60
3.50		3.70
2.35		2.55
0.40		0.60
0.08		0.28
0.20	0.325	0.45
0.85	1.00	1.15
0.55		0.75
4.00	4.20	4.40
3.55	3.70	3.85
1.275		1.575
0.725	0.825	0.925
0.175	0.275	0.375
0°		12°
	0.80 0.02 0.30 5.80 5.00 4.15 4.05 4.80 0.25 0.15 1.68 6.20 3.50 2.35 0.40 0.08 0.20 0.85 0.55 4.00 3.55 1.275 0.725 0.175	Min. Typ. 0.80 0.02 0.30 0.25 5.80 6.00 5.00 5.20 4.15 4.20 4.80 5.00 0.25 0.40 0.15 0.30 1.68 1.27 6.20 6.40 3.50 2.35 0.40 0.08 0.20 0.325 0.85 1.00 0.55 4.00 4.20 3.55 3.70 1.275 0.725 0.825 0.175 0.275

5.40 4.60 3.15 1.90 0.40 3.90 0.65 (x4) 1.25

3.81

Figure 19: PowerFLAT™ 5x6 double island recommended footprint (dimensions are in mm)

8256945_FP_std_R16

Package information STL8DN10LF3

4.2 Packing information

Figure 20: PowerFLAT™ 5x6 WF tape (dimensions are in mm)





Figure 21: PowerFLAT™ 5x6 package orientation in carrier tape






Figure 22: PowerFLAT™ 5x6 reel (dimensions are in mm)

Revision history STL8DN10LF3

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
28-Mar-2012	1	First release.
20-Jun-2012	2	Added Section 2.1: Electrical characteristics (curves). Updated Section 4: Package information and title on the cover page
26-Jun-2012	3	Updated Figure 9: Capacitance variations. Document status promoted from preliminary to production data
28-Oct-2013	4	 Updated: Section 4: Package information and Section 5: Packing information Updated title and features in cover page – Modified: VGS(th) value in Table 4 – Minor text changes
20-Feb-2014	5	Added: Features in cover page – Added: note 1 in Table 1 – Added: Table 19 and Table 9 – Added: Figure 20 – Minor text changes
10-Jul-2015	6	Updated title and description in cover page. – Updated Section 4: Package information.
09-Jun-2016	7	Updated Silhouette and description in cover page. Updated Figure 18: "PowerFLAT™ 5x6 double island WF type R package outline". Minor text changes.
21-Jun-2016	8	Updated Figure 18: "PowerFLAT™ 5x6 double island WF type R package outline".

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved