

MOSFET

OptiMOS[™] 5 Power-Transistor, 60 V

Features


- Optimized for motor drives and battery powered applications
- Optimized for top side coolingHigh current capability
- 175°C rated
- 100% avalanche tested
- Superior thermal performance
- N-Channel
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21




Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters**

Parameter	Value	Unit
V _{DS}	60	V
R _{DS(on),max}	0.75	mΩ
I _D	454	A
Qoss	219	nC
Q_{G}	209	nC











Type / Ordering Code	Package	Marking	Related Links
IPTC007N06NM5	PG-HDSOP-16	07N06NM5	-

OptiMOS[™] 5 Power-Transistor, 60 V



Table of Contents

Description	. 1
Maximum ratings	3
Thermal characteristics	. 3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	10
Revision History	11
Trademarks	11
Disclaimer	11

OptiMOS[™] 5 Power-Transistor, 60 V IPTC007N06NM5



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Danamatan		Values			Ī., .,	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current ¹⁾	I _D	- - -	- - -	454 348 321 52	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =6 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25°C, $R_{\rm thJA}$ =40°C/W ²⁾
Pulsed drain current ³⁾	I _{D,pulse}	-	-	1816	Α	<i>T</i> _A =25 °C
Avalanche energy, single pulse ⁴⁾	E _{AS}	-	-	1100	mJ	I_D =150 A, R_{GS} =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	375 3.8	W	T _C =25 °C T _A =25 °C, R _{thJA} =40 °C/W ²⁾
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	-

2 Thermal characteristics

Table 3 Thermal characteristics

Dovometer	Cumbal	Values			l lmi4	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Thermal resistance, junction - case, top	R _{thJC}	-	0.24	0.4	°C/W	-	
Thermal characterization parameter, junction to lead (Pin 1-7) ⁵⁾	Ψ_{JL}	-	9	-	°C/W	-	
Thermal characterization parameter, junction to lead (Pin 9-16) ⁵⁾	Ψ_{JL}	-	3	-	°C/W	-	
Thermal resistance, junction-ambient ²⁾	R _{thJA}	-	40	-	°C/W	-	

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual

environmental conditions.

2) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

⁴⁾ See Diagram 13 for more detailed information

⁵⁾ Ψ_{JL} is a temperature characterization parameter according to JESD51-12 referring to the temperature difference between junction and leads in the case of natural convection. It can be used to estimate the component junction temperature in the application by measuring the temperature at the leads in the stated application environment

OptiMOS[™] 5 Power-Transistor, 60 V IPTC007N06NM5



3 Electrical characteristics at T_j =25 °C, unless otherwise specified

Table 4 **Static characteristics**

Damana dam	0		Values			
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	60	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	$V_{\rm GS(th)}$	2.1	2.8	3.3	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 280 \ \mu {\rm A}$
Zero gate voltage drain current	I _{DSS}	-	0.5 10	1.0 100	μΑ	V _{DS} =60 V, V _{GS} =0 V, T _j =25 °C V _{DS} =60 V, V _{GS} =0 V, T _j =125 °C
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	0.66 0.85	0.75 1.0	mΩ	V _{GS} =10 V, I _D =150 A V _{GS} =6 V, I _D =75 A
Gate resistance ¹⁾	R _G	-	1.8	2.7	Ω	-
Transconductance	g fs	165	330	-	S	$ V_{DS} \ge 2 I_D R_{DS(on)max}, I_D = 100 A$

Table 5 **Dynamic characteristics**

Paramatan	Ob. a.l		Values			N / / T / A N / Y
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance	C _{iss}	-	16000	21000	pF	V _{GS} =0 V, V _{DS} =30 V, f=1 MHz
Output capacitance ¹⁾	Coss	-	3100	4000	pF	V _{GS} =0 V, V _{DS} =30 V, f=1 MHz
Reverse transfer capacitance ¹⁾	C _{rss}	-	200	350	pF	V _{GS} =0 V, V _{DS} =30 V, f=1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	38	_	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω
Rise time	t _r	-	18	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω
Turn-off delay time	$t_{ m d(off)}$	-	76	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω
Fall time	t _f	-	22	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω

Gate charge characteristics²⁾ Table 6

Davameter	Symbol	Values			l lmi4	Note / Test Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q _{gs}	-	66	-	nC	V _{DD} =30 V, I _D =100 A, V _{GS} =0 to 10 V
Gate charge at threshold	$Q_{g(th)}$	-	44	-	nC	V_{DD} =30 V, I_{D} =100 A, V_{GS} =0 to 10 V
Gate to drain charge ¹⁾	Q _{gd}	-	35	53	nC	V _{DD} =30 V, I _D =100 A, V _{GS} =0 to 10 V
Switching charge	Q _{sw}	-	57	-	nC	V _{DD} =30 V, I _D =100 A, V _{GS} =0 to 10 V
Gate charge total ¹⁾	Q g	-	209	261	nC	V _{DD} =30 V, I _D =100 A, V _{GS} =0 to 10 V
Gate plateau voltage	V _{plateau}	-	4.2	-	V	V _{DD} =30 V, I _D =100 A, V _{GS} =0 to 10 V
Gate charge total, sync. FET	Q _{g(sync)}	-	186	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 10 V
Output charge ¹⁾	Qoss	-	219	291	nC	V _{DS} =30 V, V _{GS} =0 V

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOSTM 5 Power-Transistor, 60 V





Table 7 Reverse diode

Danamatan.	Cumbal		Values			Note / Took Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continuous forward current	Is	-	-	308	Α	<i>T</i> _C =25 °C
Diode pulse current	I _{S,pulse}	-	-	1816	Α	<i>T</i> _C =25 °C
Diode forward voltage	V _{SD}	-	0.83	1.0	V	V _{GS} =0 V, I _F =100 A, T _j =25 °C
Reverse recovery time ¹⁾	t _{rr}	-	87	174	ns	V _R =30 V, I _F =100 A, di _F /dt=100 A/μs
Reverse recovery charge	Q _{rr}	-	144	-	nC	V _R =30 V, I _F =100 A, di _F /dt=100 A/μs





4 Electrical characteristics diagrams






























5 Package Outlines



REVISION: 01 DATE: 18.12.2020	PACKAGE - GROUP NUMBER:	PG-HDSOP-16-U					
DIMENSIONS MIN. MAX. A 2.25 2.35 A1 0.01 0.16 b 0.60 0.80 c 0.40 0.60 D 9.70 10.10 D1 8.20 8.40 E 14.80 15.20 E1 10.00 10.30 E2 5.57 5.77 e 1.20 e1 8.40 L 1.40 1.60	REVISION: 01	DATE:	18.12.2020				
MIN. MAX. A 2.25 2.35 A1 0.01 0.16 b 0.60 0.80 c 0.40 0.60 D 9.70 10.10 D1 8.20 8.40 E 14.80 15.20 E1 10.00 10.30 E2 5.57 5.77 e 1.20 e1 8.40 L 1.40 1.60	DIMENSIONS	MILLIM	ETERS				
A1 0.01 0.16 b 0.60 0.80 c 0.40 0.60 D 9.70 10.10 D1 8.20 8.40 E 14.80 15.20 E1 10.00 10.30 E2 5.57 5.77 e 1.20 e1 8.40 L 1.40 1.60	DIMENSIONS	MIN.	MAX.				
b 0.60 0.80 c 0.40 0.60 D 9.70 10.10 D1 8.20 8.40 E 14.80 15.20 E1 10.00 10.30 E2 5.57 5.77 e 1.20 e1 8.40 L 1.40 1.60	Α	2.25	2.35				
c 0.40 0.60 D 9.70 10.10 D1 8.20 8.40 E 14.80 15.20 E1 10.00 10.30 E2 5.57 5.77 e 1.20 e1 8.40 L 1.40 1.60	A1	0.01	0.16				
D 9.70 10.10 D1 8.20 8.40 E 14.80 15.20 E1 10.00 10.30 E2 5.57 5.77 e 1.20 e1 8.40 L 1.40 1.60	b	0.60	0.80				
D1 8.20 8.40 E 14.80 15.20 E1 10.00 10.30 E2 5.57 5.77 e 1.20 e1 8.40 L 1.40 1.60	С	0.40	0.60				
E 14.80 15.20 E1 10.00 10.30 E2 5.57 5.77 e 1.20 e1 8.40 L 1.40 1.60	D	9.70	10.10				
E1 10.00 10.30 E2 5.57 5.77 e 1.20 e1 8.40 L 1.40 1.60	D1	8.20	8.40				
E2 5.57 5.77 e 1.20 e1 8.40 L 1.40 1.60	E	14.80	15.20				
e 1.20 e1 8.40 L 1.40 1.60	E1	10.00	10.30				
e1 8.40 L 1.40 1.60	E2	5.57	5.77				
L 1.40 1.60	е	1.:	20				
	e1	8.	40				
P 2.90 3.10	L	1.40	1.60				
2.30 0.10	P	2.90	3.10				

Figure 1 Outline PG-HDSOP-16, dimensions in mm

OptiMOSTM 5 Power-Transistor, 60 V IPTC007N06NM5



Revision History

IPTC007N06NM5

Revision: 2022-09-27, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2022-09-27	Release of final version

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2022 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Final Data Sheet 11 Rev. 2.0, 2022-09-27