

OptiMOS[®]-P Power-Transistor

Features

- P-Channel
- Enhancement mode
- Logic level
- 150°C operating temperature
- Avalanche rated
- Qualified according JEDEC for target applications
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21






Product Summary

V _{DS}		-30	V
R _{DS(on),max}	V _{GS} = 10 V	8.0	mΩ
	V _{GS} = 4.5 V	12.0	Α
I _D		-14.9	Α

PG-DSO-8





Туре	Package	Marking	Leadfree	Halogen free	packing
BSO301SP H	PG-DSO-8	301SP	Yes	Yes	dry

Maximum ratings, at T_j =25 °C, unless otherwise specified

Parameter	Symbol Conditions		Va	Unit	
			≤10 secs	steady state	
Continuous drain current	I _D	T _A =25 °C ¹⁾	-14.9	-12.6	Α
		T _A =70 °C ¹⁾	-11.9	-10	
Pulsed drain current	I _{D,pulse}	T _A =25 °C ²⁾	_	60	
Avalanche energy, single pulse	E _{AS}	$I_{\rm D}$ =-14.9 A, $R_{\rm GS}$ =25 Ω	2	48	mJ
Gate source voltage	V_{GS}		±	20	V
Power dissipation	P _{tot}	T _A =25 °C ¹⁾	2.5	1.79	W
Operating and storage temperature	$T_{\rm j}$, $T_{\rm stg}$		-55 .	150	°C
ESD class		JESD22-A114 HBM	1C (1k	V - 2kV)	
Soldering temperature			2	60	°C
IEC climatic category; DIN IEC 68-1			55/1	50/56	



Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Thermal characteristics						
Thermal resistance, junction - soldering point	R thJS		-	-	35	K/W
Thermal resistance, junction - ambient	R _{thJA}	minimal footprint, t _p ≤10 s	-	-	110	
		minimal footprint, steady state	-	-	150	
		6 cm² cooling area ¹⁾ , t _p ≤10 s	-	-	50	
		6 cm ² cooling area ¹⁾ , steady state	-	-	80	

Electrical characteristics, at $T_{\rm j}$ =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	V _{(BR)DSS}	V_{GS} =0 V, I_{D} =-250 μ A	-30	1	-	V
Gate threshold voltage	$V_{GS(th)}$	V _{DS} =V _{GS} , I _D =-250 μA	-1	-1.5	-2	
Zero gate voltage drain current	I _{DSS}	$V_{\rm DS}$ =-30 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C	1	-0.1	-1	μΑ
		V _{DS} =-30 V, V _{GS} =0 V, T _j =125 °C	-	-10	-100	
Gate-source leakage current	I _{GSS}	V _{GS} =-20 V, V _{DS} =0 V	-	-10	-100	nA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =-4.5 V, I _D =-12 A	1	8.8	12	mΩ
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =-10 V, I _D =-14.9 A	1	6.3	8.0	
Transconductance	$oldsymbol{g}$ fs	$ V_{\rm DS} > 2 I_{\rm D} R_{\rm DS(on)max},$ $I_{\rm D} = -14.9 \text{ A}$	22	44	-	S

 $^{^{1)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.



Parameter	Symbol	Conditions		Values		Unit
			min.	typ.	max.	
Dynamic characteristics						
Input capacitance	C iss		-	4430	5890	pF
Output capacitance	C oss	V _{GS} =0 V, V _{DS} =-25 V, <i>f</i> =1 MHz	-	1180	1570	
Reverse transfer capacitance	C _{rss}	,	-	970	1500	
Turn-on delay time	t _{d(on)}		-	15	23	ns
Rise time	t _r	V _{DD} =-15 V, V _{GS} =-10 V,	-	22	33	
Turn-off delay time	t _{d(off)}	$I_{\rm D}$ =-1 A, $R_{\rm G}$ =6 Ω	-	130	195	
Fall time	t _f]	-	110	165	
Gate Charge Characteristics ³⁾						
Gate to source charge	Q _{gs}		-	-11	-15	nC
Gate charge at threshold	Q _{g(th)}		-	-7.1	-9.5	
Gate to drain charge	Q _{gd}	V _{DD} =-24 V, I _D =-14.9 A,	-	-35		
Switching charge	Q sw	V _{GS} =0 to -10 V	-	-40	-59	
Gate charge total	Q _g		-	-102	-136	
Gate plateau voltage	V _{plateau}		-	-2.5	-	V
Output charge	Q _{oss}	V _{DD} =-15 V, V _{GS} =0 V	-	-36	-48	
Reverse Diode	•			•		
Diode continous forward current	Is	T -25 °C	-	-	-2.1	Α
Diode pulse current	I _{S,pulse}	T _A =25 °C	-	-	-60	
Diode forward voltage	V _{SD}	V _{GS} =0 V, I _F =-14.9 A, T _j =25 °C	-	-0.82	-1.2	V
Reverse recovery time	t _{rr}	V_R =15 V, I_F =-14.9A, d i_F /d t =100 A/ μ s	-	32	40	ns
Reverse recovery charge	Q _{II}		-	-20	-25	nC

²⁾ See figure 3 ³⁾ See figure 16 for gate charge parameter definition





1 Power dissipation

 $P_{\text{tot}} = f(T_A); t_p \le 10 \text{ s}$

2 Drain current

 $I_{D} = f(T_{A}); |V_{GS}| \ge 10 \text{ V}; t_{p} \le 10 \text{ s}$





3 Safe operating area


 $I_D = f(V_{DS}); T_A = 25 \text{ °C}^{1)}; D = 0$


parameter: $t_{\rm p}$

4 Max. transient thermal impedance

 Z_{thJS} =f(t_p)

parameter: $D = t_p/T$







5 Typ. output characteristics


 $I_D = f(V_{DS}); T_j = 25 °C$

parameter: $V_{\rm GS}$

6 Typ. drain-source on resistance

 $R_{DS(on)}=f(I_D); T_j=25 \text{ }^{\circ}\text{C}$


parameter: $V_{\rm GS}$



7 Typ. transfer characteristics


 I_{D} =f(V_{GS}); $|V_{DS}|$ >2 $|I_{D}|R_{DS(on)max}$

parameter: $T_{\rm j}$



8 Typ. forward transconductance

 g_{fs} =f(I_D); T_j =25 °C






9 Drain-source on-state resistance

$$R_{DS(on)}$$
=f(T_j); I_D =-14.9 A; V_{GS} =-10 V

12 10 8 8 98 % 4 2 0 -60 -20 20 60 100 140 180 T_j [°C]


10 Typ. gate threshold voltage

$$V_{\rm GS(th)}$$
=f($T_{\rm j}$); $V_{\rm GS}$ = $V_{\rm DS}$; $I_{\rm D}$ =-250 μA




11 Typ. capacitances

$$C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$$



12 Forward characteristics of reverse diode

$$I_{F}$$
=f(V_{SD})
parameter: T_{j}






13 Avalanche characteristics

 I_{AS} =f(t_{AV}); R_{GS} =25 Ω


parameter: $T_{j(start)}$



14 Typ. gate charge


 $V_{\rm GS}$ =f(Q $_{\rm gate}$); $I_{\rm D}$ =-14.9 A pulsed

parameter: $V_{\rm DD}$




15 Drain-source breakdown voltage

 $V_{BR(DSS)}$ = $f(T_i)$; I_D =-250 μA




16 Gate charge waveforms






Package Outline

P-DSO-8: Outline



1) [OES	NOT	INCLUDE	MOLD	FLASH	OR	PROTRUSIONS.

DIM	MILLIM	ETERS	INCH	HES
DIM	MIN	MAX	MIN	MAX
Α	-	1.75	-	0.069
A1	0.10		0.004	
A2	1.25	1.65	0.049	0.065
Ь	0.35	0.51	0.014	0.020
С	0.17	0.25	0.007	0.010
D	4.80	5.00	0.189	0.197
E	5.80	6.20	0.228	0.244
E1	3.80	4.00	0.150	0.157
е	1.27		0.050	
N		8		8
L	0.39	0.89	0.015	0.035
h	0.23	0.50	0.009	0.020
Θ	0°	8°	0°	8°
Θ ₁	-	19°	-	19°
ccc	0.	10	0.0	004
ddd	0.	25	0.0	10
F1	5.59	5.79	0.220	0.228
F2	0.55	0.75	0.022	0.030
F3	1.21	1.41	0.048	0.056





Published by
Infineon Technologies AG
81726 Munich, Germany
© 2008 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.