

TrenchMV[™] Power MOSFET

IXTA130N10T IXTP130N10T

N-Channel Enhancement Mode Avalanche Rated



Symbol	Test Conditions	Maximum F	Maximum Ratings		
V _{DSS}	$T_J = 25^{\circ}\text{C}$ to 175°C	100	V		
V _{DGR}	$T_J = 25^{\circ}\text{C}$ to 175°C, $R_{GS} = 1\text{M}\Omega$	100			
V _{GSM}	Transient	± 30	V		
I _{D25} I _{LRMS}	$T_{c} = 25^{\circ}C$	130	A		
	Lead Current Limit, RMS	75	A		
	$T_{c} = 25^{\circ}C$, pulse width limited by T_{JM}	350	A		
I _A	$T_c = 25^{\circ}C$	65	A		
E _{AS}	$T_c = 25^{\circ}C$	500	mJ		
P _D	T _C = 25°C	360	W		
T _J		-55 +175	°C		
T _{JM}		175	°C		
T _{stg}		-55 +175	°C		
T _L	1.6mm (0.062 in.) from case for 10s	300	°C		
T _{SOLD}	Plastic body for 10 seconds	260	°C		
M _d	Mounting torque (TO-220)	1.13 / 10	Nm/lb.in.		
Weight	TO-220	3.0	g		
	TO-263	2.5	g		


Symbol	Test Conditions	Characteristic Value		Values	i
$(T_J = 25^{\circ}C \text{ u})$	nless otherwise specified)	Min.	Тур.	Max.	
BV _{DSS}	$V_{GS} = 0V$, $I_D = 250\mu A$	100			V
V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.5		4.5	V
GSS	$V_{GS} = \pm 20V, V_{DS} = 0V$			± 200	nA
I _{DSS}	$V_{DS} = V_{DSS}$			5	μΑ
	$V_{GS} = 0V$ $T_J = 150^{\circ}C$			250	μΑ
R _{DS(on)}	$V_{GS} = 10V, I_{D} = 25A, Notes 1, 2$			9.1	mΩ

 $V_{DSS} = 100V$ $I_{D25} = 130A$ $R_{DS(on)} \le 9.1m\Omega$

TO-263 (IXTA)



TO-220 (IXTP)



G = Gate D = DrainS = Source TAB = Drain

Features

- Ultra-low On Resistance
- Unclamped Inductive Switching (UIS)
- Low package inductance
- easy to drive and to protect
- 175 °C Operating Temperature

Advantages

- Easy to mount
- Space savings
- High power density

Applications

- Automotive
 - Motor Drives
 - 42V Power Bus
 - ABS Systems
- DC/DC Converters and Off-line UPS
- Primary Switch for 24V and 48V Systems
- Distributed Power Architechtures and VRMs
- Electronic Valve Train Systems
- High Current Switching Applications
- High Voltage Synchronous Recifier



S
рF
рF
pF
ns
ns
ns
ns
nC
nC
nC
C/W
C/W

Source-Drain Diode

Symbol T = 25°C un	Test Conditions less otherwise specified) Min		ristic Values Max.	
- 1 - 20 0 an		, , ,	IIIGA	
Is	$V_{GS} = 0V$		130	Α
I _{SM}	Pulse width limited by $T_{_{\rm JM}}$		350	Α
V _{SD}	$I_{\rm F} = 25 {\rm A}, {\rm V}_{\rm GS} = 0 {\rm V}, {\rm Note} 1$		1.0	V
t _{rr}		67		ns
I _{RM}	$I_F = 0.5 \bullet I_S$, -di/dt = 100A/ μ s	4.7		Α
Q _{rr}	$V_R = 0.5 \bullet V_{DSS}, V_{GS} = 0V$	160		nC
,				

Notes: 1. Pulse test, $t \le 300 \ \mu s$; duty cycle, $d \le 2\%$.


2. On through-hole packages, R_{DS(on)} Kelvin test contact location must be 5 mm or less from the package body.

TO-263 (IXTA) Outline E 1. GATE 2. DRANN (COLLECTOR) 3. SOURCE (EMITTER) 4. DRANN (COLLECTOR) BOTTOM SIDE

Pins: 1 - Gate 2 - Drain 3 - Source 4, TAB - Drain

Dim.	Millimeter		Inc	hes
	Min.	Max.	Min.	Max.
Α	4.06	4.83	.160	.190
A1	2.03	2.79	.080	.110
b	0.51	0.99	.020	.039
b2	1.14	1.40	.045	.055
С	0.46	0.74	.018	.029
c2	1.14	1.40	.045	.055
D	8.64	9.65	.340	.380
D1	7.11	8.13	.280	.320
E	9.65	10.29	.380	.405
E1	6.86	8.13	.270	.320
е	2.54	BSC	.100	BSC
L	14.61	15.88	.575	.625
L1	2.29	2.79	.090	.110
L2	1.02	1.40	.040	.055
L3	1.27	1.78	.050	.070
L4	0	0.38	0	.015
R	0.46	0.74	.018	.029

TO-220 (IXTP) Outline



Pins: 1 - Gate 2 - Drain 3 - Source 4, TAB - Drain

CVM	INCHES		MILLIN	METERS	
SYM	MIN	MAX	MIN	MAX	
Α	.170	.190	4.32	4.83	
Ь	.025	.040	0.64	1.02	
b1	.045	.065	1.15	1.65	
С	.014	.022	0.35	0.56	
D	.580	.630	14.73	16.00	
E	.390	.420	9.91	10.66	
е	.100 BSC		2.54 BSC		
F	.045	.055	1.14	1.40	
H1	.230	.270	5.85	6.85	
J1	.090	.110	2.29	2.79	
k	0	.015	0	0.38	
L	.500	.550	12.70	13.97	
L1	.110	.230	2.79	5.84	
ØΡ	.139	.161	3.53	4.08	
Q	.100	.125	2.54	3.18	

IXYS reserves the right to change limits, test conditions, and dimensions.

Fig. 1. Output Characteristics @ 25°C




Fig. 3. Output Characteristics @ 150°C




Fig. 5. $R_{DS(on)}$ Normalized to I_D = 65A Value vs. Drain Current




Fig. 2. Extended Output Characteristics @ 25°C




Fig. 4. $R_{DS(on)}$ Normalized to I_D = 65A Value vs. Junction Temperature




Fig. 6. Drain Current vs. Case Temperature




Fig. 7. Input Admittance




Fig. 8. Transconductance




Fig. 9. Forward Voltage Drop of Intrinsic Diode




Fig. 10. Gate Charge




Fig. 11. Capacitance





Fig. 12. Maximum Transient Thermal Impedance



 $\ensuremath{\mathsf{IXYS}}$ reserves the right to change limits, test conditions, and dimensions.

Fig. 13. Resistive Turn-on Rise Time vs. Junction Temperature




Fig. 15. Resistive Turn-on Switching Times vs. Gate Resistance




Fig. 17. Resistive Turn-off Switching Times vs. Drain Current




Fig. 14. Resistive Turn-on Rise Time vs. Drain Current




Fig. 16. Resistive Turn-off
Switching Times vs. Junction Temperature




Fig. 18. Resistive Turn-off Switching Times vs. Gate Resistance

