


HEXFET® Power MOSFET



Application


- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits



V _{DSS}	300V
R _{DS(on) typ.}	56mΩ
max	69mΩ
I _D	38A

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free, RoHS Compliant



G	D	S
Gate	Drain	Source

Base next number	Dookogo Tymo	Standard Pack		Orderable Part Number
Base part number	Package Type	Form	Quantity	
IRFB4137PbF	TO-220Pak	Tube	50	IRFB4137PbF

	Parameter	Max.	Units
I_D @ T_C = 25°C	Continuous Drain Current, V _{GS} @ 10V	38	
I _D @ T _C = 100°C Continuous Drain Current, V _{GS} @ 10V		27	Α
I _{DM}	Pulsed Drain Current ①	152	7
P _D @T _C = 25°C	Maximum Power Dissipation	341	W
Linear Derating Factor		2.3	W/°C
V _{GS} Gate-to-Source Voltage		± 20	V
dv/dt Peak Diode Recovery dv/dt③		8.9	V/ns
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to + 175	- °C
Soldering Temperature, for 10 seconds (1.6mm from case)		300	
	Mounting Torque, 6-32 or M3 Screw	10 lbf·in (1.1 N·m)	

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ②	414	mJ

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{ heta JC}$	Junction-to-Case ®		0.44	
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface	0.50		°C/W
$R_{ heta JA}$	Junction-to-Ambient ⑦®		62	

www.irf.com © 2012 International Rectifier October 30, 2012



Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	300			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.24		V/°C	Reference to 25 $^{\circ}$ C, I_D = 3.5mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		56	69	mΩ	V _{GS} = 10V, I _D = 24A ④
$V_{GS(th)}$	Gate Threshold Voltage	3.0		5.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
	Dunin to Course Leakers Courset			20		V _{DS} =300 V, V _{GS} = 0V
I _{DSS}	Drain-to-Source Leakage Current			250	μA	$V_{DS} = 300 \text{V}, V_{GS} = 0 \text{V}, T_{J} = 125 ^{\circ}\text{C}$
ı	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 20V
I _{GSS}	Gate-to-Source Reverse Leakage			-100	IIA	V _{GS} = -20V
R_G	Gate Resistance		1.3		Ω	

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

gfs	Forward Transconductance	45			S	$V_{DS} = 50V, I_{D} = 24A$
Q_g	Total Gate Charge		83	125		I _D = 24A
Q_{gs}	Gate-to-Source Charge		28	42	nC	V _{DS} = 150V
Q_{gd}	Gate-to-Drain Charge		26	39		V _{GS} = 10V
t _{d(on)}	Turn-On Delay Time		18			V _{DD} = 195V
t _r	Rise Time		23			I _D = 24A
$t_{d(off)}$	Turn-Off Delay Time		34		ns	$R_G = 2.2\Omega$
t _f	Fall Time		20			V _{GS} = 10V
C _{iss}	Input Capacitance		5168			V _{GS} = 0V
C _{oss}	Output Capacitance		300			V _{DS} = 50V
C _{rss}	Reverse Transfer Capacitance		77		pF	f = 1.0MHz
Coss eff.(ER)	Effective Output Capacitance (Energy Related)		196			V_{GS} = 0V, VDS = 0V to 240V $^{\circ}$ See Fig.11
Coss eff.(TR)	Output Capacitance (Time Related)		265			V _{GS} = 0V, VDS = 0V to 240VS

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current (Body Diode)①			38		MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①			152		integral reverse p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 24A, V_{GS} = 0V $ ④
+	Poverse Resevent Time		302		200	$T_J = 25^{\circ}C$ $V_{DD} = 255V$
t _{rr}	Reverse Recovery Time		379		ns	$T_J = 125^{\circ}C$ $I_F = 24A$,
	Doverse Bessyery Charge		1739		200	$T_J = 25^{\circ}C$ di/dt = 100A/µs @
Q_{rr}	Reverse Recovery Charge		2497		nC	<u>T_J = 125°C</u>
I_{RRM}	Reverse Recovery Current		13		Α	T _J = 25°C

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- $^{\circ}$ Recommended max EAS limit, starting T_J = 25°C, L = 1.56mH, R_G = 50 Ω , I_{AS} = 24A, V_{GS} =10V.
- ③ $I_{SD} \le 24A$, di/dt $\le 1771A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_J \le 175^{\circ}C$.
- 4 Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.
- $^{\circ}$ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- $^{\circ}$ C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994
- Rθ is measured at T_J approximately 90°C






Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical Coss Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Threshold Voltage vs. Temperature







Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig 14. Typical Recovery Current vs. dif/dt




Fig 15. Typical Recovery Current vs. dif/dt




Fig 16. Typical Stored Charge vs. dif/dt

Fig 17. Typical Stored Charge vs. dif/dt

www.irf.com






Fig 18. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 19a. Unclamped Inductive Test Circuit




Fig 19b. Unclamped Inductive Waveforms




Fig 20a. Switching Time Test Circuit




Fig 21a. Gate Charge Test Circuit




Fig 20b. Switching Time Waveforms





Fig 21b. Gate Charge Waveform



TO-220AB Package Outline (Dimensions are shown in millimeters (inches))



NOTES:

- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
 DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS]
- LEAD DIMENSION AND FINISH UNCONTROLLED IN L1
- DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

5. DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.

- CONTROLLING DIMENSION: INCHES.
 - THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

	DIMENSIONS						
SYMBOL	MILLIMETERS		INC	HES			
	MIN.	MAX.	MIN.	MAX.	NOTES		
Α	3.56	4.83	.140	.190			
A1	0.51	1.40	.020	.055			
A2	2.03	2.92	.080	.115			
ь	0.38	1.01	.015	.040			
b1	0.38	0.97	.015	.038	5		
b2	1.14	1.78	.045	.070			
b3	1,14	1.73	.045	.068	5		
c	0.36	0.61	.014	.024			
c1	0.36	0.56	.014	.022	5		
D	14.22	16.51	.560	.650	4		
D1	8.38	9.02	.330	.355			
D2	11.68	12.88	.460	.507	7		
E	9.65	10.67	.380	.420	4,7		
E1	6.86	8.89	.270	.350	7		
E2	-	0.76	-	.030	8		
e	2.54		.100	BSC			
e1	5.08	BSC	.200	BSC			
H1	5.84	6.86	.230	.270	7,8		
L	12.70	14.73	.500	.580			
L1	3.56	4.06	.140	.160	3		
ØΡ	3.54	4.08	.139	.161			
Q	2.54	3.42	.100	.135			

LEAD ASSIGNMENTS

HEXFET

IGBTs, CoPACK 1.- GATE 2.- COLLECTOR 3.- EMITTER

DIODES

1.- ANODE 2.- CATHODE 3.- ANODE


TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010

LOTCODE 1789

ASSEMBLED ON WW 19,2000 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"



TO-220AB packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information[†]

	Industrial					
Qualification Level	(per JEDEC JESD47F) ††					
Moisture Sensitivity Level	TO-220 N/A					
RoHS Compliant	Yes					

- Qualification standards can be found at International Rectifier's web site: http://www.irf.com/product-info/reliability/
- Applicable version of JEDEC standard at the time of product release.

Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 101N Sepulveda., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.