

OptiMOS™-T Power-Transistor






Features

- N-channel Enhancement mode
- Automotive AEC Q101 qualified
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- RoHS compliant
- 100% Avalanche tested


Product Summary

V_{DS}	100	V
R _{DS(on),max}	15	mΩ
I_{D}	50	Α





Туре	Package	Marking
IPD50N10S3L-16	PG-TO252-3-11	QN10L16



Maximum ratings, at T_j =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	I _D	T _C =25°C, V _{GS} =10V	50	Α
		$T_{\rm C}$ =100°C, $V_{\rm GS}$ =10 $V^{1)}$	38	
Pulsed drain current ¹⁾	I _{D,pulse}	T _C =25°C	200	
Avalanche energy, single pulse ¹⁾	E _{AS}	I _D =25A	330	mJ
Avalanche current, single pulse	IAS	-	50	А
Gate source voltage ²⁾	V _{GS}	-	±20	V
Power dissipation	P _{tot}	T _C =25 °C	100	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$	-	-55 +175	°C



Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Thermal characteristics ¹⁾						
Thermal resistance, junction - case	R _{thJC}	-	-	-	1.5	K/W
SMD version, device on PCB	R _{thJA}	minimal footprint	-	-	62]
		6 cm ² cooling area ³⁾	-	-	40	

Electrical characteristics, at T_j =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	V _{(Br)DSS}	V _{GS} =0V, I _D = 1mA	100	-	-	V
Gate threshold voltage	V _{GS(th)}	$V_{\rm DS}=V_{\rm GS}, I_{\rm D}=60\mu{\rm A}$	1.2	1.7	2.4	
Zero gate voltage drain current	I _{DSS}	V _{DS} =80V, V _{GS} =0V, T _j =25°C	-	0.01	0.1	μA
		V _{DS} =80V, V _{GS} =0V, T _j =125°C ¹⁾	-	0.1	10	
Gate-source leakage current	I _{GSS}	V _{GS} =16V, V _{DS} =0V	-	-	100	nA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =4.5V, I _D =50A		15.3	19.9	mΩ
		V _{GS} =10 V, I _D =50 A		12.5	15.0	



Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Dynamic characteristics ¹⁾						
Input capacitance	C iss		-	3215	4180	pF
Output capacitance	Coss	V _{GS} =0V, V _{DS} =25V, ∫f=1MHz	-	730	950]
Reverse transfer capacitance	C _{rss}		-	63	95	
Turn-on delay time	t _{d(on)}		-	10	-	ns
Rise time	t _r	V _{DD} =20V, V _{GS} =10V,	-	5	-	7
Turn-off delay time	t _{d(off)}	$I_{\rm D}$ =50A, $R_{\rm G}$ =3.5 Ω	-	29	-]
Fall time	t _f]	-	5	-	1
Gate Charge Characteristics ¹⁾						_
Gate to source charge	Q _{gs}		-	9	12	nC
Gate to drain charge	Q _{gd}	V _{DD} =80V, I _D =50A,	-	8	12	
Gate charge total	Q _g	$V_{\rm GS}$ =0 to 10V	-	49	64	
Gate plateau voltage	V _{plateau}		-	3.7	-	V
Reverse Diode						
Diode continous forward current ¹⁾	Is	- T _C =25°C	-	-	50	А
Diode pulse current ¹⁾	I _{S,pulse}	7 c-23 C	-	-	200	
Diode forward voltage	V _{SD}	V _{GS} =0V, I _F =50A, T _j =25°C	0.6	1	1.2	V
Reverse recovery time ¹⁾	t _{rr}	V_R =50V, I_F = I_S , di_F / dt =100A/ μ s	-	97	-	ns
Reverse recovery charge ¹⁾	Q _{rr}		-	178	-	nC

¹⁾ Defined by design. Not subject to production test.

²⁾ -5V to -20V for max. 168 non-consecutive hours.

 $^{^{3)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.




1 Power dissipation

$$P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} = 10 \text{ V}$$

2 Drain current

$$I_{\rm D} = f(T_{\rm C}); V_{\rm GS} = 10 \text{ V}$$



3 Safe operating area


 $I_D = f(V_{DS}); T_C = 25 \,^{\circ}C; D = 0$

parameter: t_p

4 Max. transient thermal impedance

 $Z_{thJC} = f(t_p)$

parameter: $D = t_p/T$





5 Typ. output characteristics


 $I_D = f(V_{DS}); T_j = 25 °C$

parameter: $V_{\rm GS}$

6 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(I_D); T_j = 25 °C$

parameter: V_{GS}



7 Typ. transfer characteristics


 $I_D = f(V_{GS}); V_{DS} = 6V$

parameter: T_i

8 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(T_j); I_D = 50 A; V_{GS} = 10 V$

 $\alpha = 0.56$






9 Typ. gate threshold voltage

 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

parameter: I_D

10 Typ. capacitances

$$C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$$



11 Typical forward diode characteristicis


 $I_{\rm F} = f(V_{\rm SD})$

parameter: $T_{\rm j}$

12 Typ. avalanche characteristics

 $I_{AS} = f(t_{AV})$

parameter: $T_{j(start)}$






13 Typical avalanche energy

$E_{AS} = f(T_i)$

parameter: I_D

14 Typ. drain-source breakdown voltage


$$V_{(Br)DSS} = f(T_j); I_D = 1 \text{ mA}$$




15 Typ. gate charge

 $V_{\rm GS}$ = f($Q_{\rm gate}$); $I_{\rm D}$ = 50 A pulsed

parameter: V_{DD}







Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-06-15

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2023 Infineon Technologies AG

All Rights Reserved.

Do you have any questions about any aspect of this document?

Email: erratum@infineon.com

Document reference IPD50N10S3L-16-Data-Sheet-14-Infineon

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's

For further information on technology, delivery te and conditions and prices, please contact the nea Infineon Technologies Office (www.infineon.com)

WARNINGS

Due to technical requirements products may cont dangerous substances. For information on the ty in question please contact the nearest Infin Technologies Office.

Except as otherwise explicitly approved by Infin Technologies in a written document signed authorized representatives of Infineon Technolog Infineon Technologies' products may not be used any applications where a failure of the product or consequences of the use thereof can reasonably expected to result in personal injury.



Revision History

Version	Date	Changes		
Revision 1.1	2008-04-08	Page 1: V _{GS} changed from ±16V to ±20V		
Revision 1.1	2008-04-08	Page 3: Footnote ²⁾ added		
Revision 1.1	2008-04-09	Page 1: <i>E</i> _{AS} changed from 264mJ to 330mJ		
Revision 1.2	2011-03-06	/ _{DSS} typ changed from 1μA to 0.1μA		
Revision 1.3	2015-10-07	Update of SOA diagram		
Revision 1.4	2023-06-15	Diagram 8 Typ. drain-source onstate resistance: used α value clarified		
Revision 1.4	2023-06-15	Ratings of Gate Source Voltage $V_{\rm GS}$ refined in footnote $^{2)}$		
Revision 1.4	2023-06-15	Corrected diagram 3 safe operating area		
Revision 1.4	2023-06-15	Corrected diagram 10 typical capacitances		