


N-channel 600 V, 32 mΩ typ., 72 A, MDmesh™ M6 Power MOSFET in a TO247-4 package



TO247-4



Features

Order code	Order code V _{DS}		I _D	
STW75N60M6-4	600 V	36 mΩ	72 A	

- Reduced switching losses
- Lower R_{DS(on)} per area vs previous generation

experience for maximum end-application efficiency.

- Low gate input resistance
- 100% avalanche tested
- Zener-protected
- Excellent switching performance thanks to the extra driving source pin

Applications

- · Switching applications
- LLC converters
- · Boost PFC converters

Description

The new MDmesh $^{\text{TM}}$ M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent $R_{DS(on)}$ per area improvement with one of the most effective switching behaviors available, as well as a user-friendly



Product status link

STW75N60M6-4

Product summary			
Order code	STW75N60M6-4		
Marking	75N60M6		
Package	TO247-4		
Packing	Tube		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
I_	Drain current (continuous) at T _C = 25 °C	72	Α
l _D	Drain current (continuous) at T _C = 100 °C	45	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	288	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	446	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	V/IIS
T _{stg}	Storage temperature range	-55 to 150	°C
TJ	Operating junction temperature range	-55 to 150	

- 1. Pulse width is limited by safe operating area.
- 2. $I_{SD} \le 72~A$, $di/dt = 400~A/\mu s$, $V_{DS(peak)} < V_{(BR)DSS}$, $V_{DD} = 400~V$
- 3. $V_{DS} \le 480 \text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.28	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{Jmax})	11	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	1.4	J

DS12411 - Rev 2 page 2/12



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
	7	V _{GS} = 0 V, V _{DS} = 600 V			1	
I _{DSS}	Zero-gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			100	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±5	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	3.25	4	4.75	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 36 A		32	36	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	4850	-	pF
C _{oss}	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}$	-	380	-	pF
C _{rss}	Reverse transfer capacitance		-	3.5	-	pF
Coss eq. (1)	Equivalent output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 480 \text{ V}$	-	851	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	1.5	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 72 A,	-	106	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	32	-	nC
Q _{gd}	Gate-drain charge	(see Figure 2)	-	45	-	nC

^{1.} $C_{\text{OSS eq.}}$ is defined as the constant equivalent capacitance giving the same charging time as C_{OSS} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V 000 V I 00 A	-	TBD	-	ns
t _r	Rise time	$V_{DD} = 300 \text{ V}, I_D = 36 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	TBD	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 1 and Figure 6)	-	TBD	-	ns
t _f	Fall time	(occ rigare rand rigare o)	-	TBD	-	ns

DS12411 - Rev 2 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		72	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		288	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 72 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 72 A, di/dt = 100 A/μs,	-	367		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V	-	6.4		μC
I _{RRM}	Reverse recovery current	(see Figure 3)	-	35		Α
t _{rr}	Reverse recovery time	I _{SD} = 72 A, di/dt = 100 A/μs,	-	552		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _J = 150 °C	-	13.7		μC
I _{RRM}	Reverse recovery current	(see Figure 3)	-	49.6		Α


^{1.} Pulse width is limited by safe operating area.

DS12411 - Rev 2 page 4/12

^{2.} Pulse test: pulse duration = 300 μs, duty cycle 1.5%.



2.1 Electrical characteristics (curves)






Figure 3. Output characteristics

(A)

250

V_{os} = 10 V

200


V_{os} = 8 V


V_{os} = 7 V


V_{os} = 6 V

0

2 4 6 8 10 12 V_{DS} (V)







DS12411 - Rev 2 page 5/12



Figure 7. Normalized on-resistance vs temperature




Figure 8. Normalized $V_{(BR)DSS}$ vs temperature




Figure 9. Capacitance variations




Figure 10. Normalized gate threshold voltage vs temperature




Figure 11. Output capacitance stored energy





Figure 12. Source-drain diode forward characteristics




DS12411 - Rev 2 page 6/12



3 Test circuits

Figure 13. Switching times test circuit for resistive load




GND1

GND2

GADG180720181011SA

Figure 15. Test circuit for inductive load switching and diode recovery times






Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS12411 - Rev 2 page 7/12




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.1 TO247-4 package information

Figure 19. TO247-4 package outline



DS12411 - Rev 2 page 8/12



Table 8. TO247-4 mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.29
b1	1.15	1.20	1.25
b2	0		0.20
С	0.59		0.66
c1	0.58	0.60	0.62
D	20.90	21.00	21.10
D1	16.25	16.55	16.85
D2	1.05	1.20	1.35
D3	24.97	25.12 15.80 13.30	25.27
Е	15.70		15.90
E1	13.10		13.50
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
е	2.44	2.54	2.64
e1	4.98	5.08	5.18
L	19.80	19.92	20.10
Р	3.50	3.60	3.70
P1			7.40
P2	2.40	2.50	2.60
Q	5.60		6.00
S		6.15	
Т	9.80		10.20
U	6.00		6.40

DS12411 - Rev 2 page 9/12



Revision history

Table 9. Document revision history

Date	Revision	Changes
11-Dec-2017	1	Initial version
		Removed maturity status indication from cover page. The document status is production data.
		Updated schematic diagram on cover page.
07-Dec-2018	2	Updated Table 1. Absolute maximum ratings, Table 5. Dynamic and Table 7. Source-drain diode.
		Updated Section 2.1 Electrical characteristics (curves).
		Minor text changes

DS12411 - Rev 2 page 10/12



Contents

1	Elec	etrical ratings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	kage information	8
	4.1	TO247-4 package information	8
Rev	rision	history	10



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS12411 - Rev 2 page 12/12