


Datasheet

Automotive N-channel 55 V, 6.5 m Ω typ., 80 A STripFET II Power MOSFETs in D²PAK and TO-220 packages

TAB TAB TAB TO-220 1 2 3



Features

Order codes	V _{DSS}	R _{DS(on)}	I _D
STB141NF55	55 V	< 8 mΩ	80 A
STP141NF55	33 V	~ O IIIΩ	50 A

- AEC-Q101 qualified
- Exceptional dv/dt capability
- 100% avalanche tested
- Low gate charge

Applications

· Switching applications

Description

These Power MOSFETs have been developed using STMicroelectronics' unique STripFET process, which is specifically designed to minimize input capacitance and gate charge. This renders the devices suitable for use as primary switch in advanced high-efficiency isolated DC-DC converters for telecom and computer applications, and applications with low gate charge driving requirements.



Product status links
STB141NF55
STP141NF55

Product summary				
Order code	STB141NF55			
Marking	B141NF55			
Package	D²PAK			
Packing	Tape and reel			
Order code	STP141NF55			
Marking	P141NF55			
Package	TO-220			
Packing Tube				



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	55	V
V _{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	80	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	80	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	320	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	300	W
	Derating factor	2	W/°C
dv/dt (3)	Peak diode recovery voltage slope	10	V/ns
E _{AS} ⁽⁴⁾	Single pulse avalanche energy	1.3	J
T _{stg}	Storage temperature range	-55 to 175	°C
T _j	Operating junction temperature range	-55 (0 175	

- 1. Current limited by package.
- 2. Pulse width limited by safe operating area.
- 3. $I_{SD} \le 80~A,~di/dt \le 300A/\mu s,~V_{DD} = 80~\%~V_{(BR)DSS}$
- 4. Starting $T_j = 25$ °C, $I_D = 40$ A, $V_{DD} = 30$ V

Table 2. Thermal data

Complete	Downwater	Va	Value	
Symbol	Parameter	TO -220	D ² PAK	Unit
R _{thj-case}	Thermal resistance junction-case max	0	.5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	62.5	-	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb max	-	35	°C/W
Tı	Maximum lead temperature for soldering purpose (for 10 sec, 1.6 mm from case)	300		°C

1. When mounted on 1 inch², FR4 board, 2 oz Cu

DS5413 - Rev 2 page 2/17



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	55			V
less	Zero gate voltage	V _{DS} = Max rating			1	
I _{DSS}	drain (V _{GS} = 0)	V _{DS} = Max rating, T _C = 125 °C			10	μA
I _{GSS}	Gate-body leakage (V _{DS} = 0)	V _{GS} = ±20 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 40 A		6.5	8	mΩ

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9fs ⁽¹⁾	Forward transconductance	V _{DS} = 15V, I _D = 40 A	-	100	-	S
Ciss	Input capacitance	V _{DS} = 25 V, f = 1 MHz	-	5300	-	
Coss	Output capacitance	$V_{GS} = 0$	-	1000	-	pF
Crss	Reverse transfer capacitance	VGS - U		290	-	
Qg	Total gate charge	V _{DD} = 44V, I _D = 80A	-	142	-	
Q _{gs}	Gate-source charge	V _{GS} =10 V	-	27	-	nC
Q _{gd}	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	-	55	-	

^{1.} Pulsed: pulse duration = 300 μs, duty cycle 1.5 %

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 27.5 V, I _D = 40 A,	-	30	-	ns
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	150	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive	-	125	-	ns
t _f	Fall time	load switching times)	-	45	-	ns

DS5413 - Rev 2 page 3/17



Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		180	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		320	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 80 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 80 A, di/dt = 100 A/μs	-	90		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 20 V, T _J = 150 °C	-	275		nC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	6.5		Α

- 1. Pulse width limited by safe operating area.
- 2. Pulsed: pulse duration=300 μs, duty cycle 1.5%.

DS5413 - Rev 2 page 4/17



2.1 Electrical characteristics (curves)






Figure 3. Output characteristics

GADG1203202111290CH

(A)

V_{GS} = 10 V

180

60

0

0


0


0


0

0

1.5 V_{DS} (V)







DS5413 - Rev 2 page 5/17



Figure 7. Capacitance variations GADG07042021307CVR С [pF] f =1 MHz 8000 $V_{GS} = 0 V$ Ciss 6000 4000 2000 Coss 0 Crss $V_{DS}(V)$ 20 30 10 40

GADG060420211823QVG

Vos (V)

12

Vos (V)

12

Vos (V)

10

8

6

4

2

0

4

2

0

4

8

6

4

2

0

0

40


80


120


160

Qg (nC)

Figure 9. Normalized breakdown voltage vs temperature GADG090420211121VTH $V_{GS(th)}$ (norm.) I_D = 250 μA 1.4 V_{GS}= V_{DS} 1 0.6 0.2 -0.2 -75 -25 25 75 125 T_i (°C)








DS5413 - Rev 2 page 6/17





3 Test circuits

Figure 13. Test circuit for resistive load switching times

AM01468v1







DS5413 - Rev 2 page 7/17



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 D²PAK (TO-263) type A package information

E1 c2--D2 THERMAL PAD SEATING PLANE COPLANARITY A1 0.25 GAUGE PLANE

Figure 19. D²PAK (TO-263) type A package outline

0079457_26

DS5413 - Rev 2 page 8/17



Table 7. D²PAK (TO-263) type A package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
С	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10.00		10.40
E1	8.30	8.50	8.70
E2	6.85	7.05	7.25
е		2.54	
e1	4.88		5.28
Н	15.00		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.40	
V2	0°		8°

DS5413 - Rev 2 page 9/17



9.75 16.90 2.54 5.08

Figure 20. D²PAK (TO-263) recommended footprint (dimensions are in mm)


0079457_Rev26_footprint


DS5413 - Rev 2 page 10/17



4.2 TO-220 type A package information

Figure 21. TO-220 type A package outline





DS5413 - Rev 2 page 11/17



Table 8. TO-220 type A package mechanical data


Dim.		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95
Slug flatness		0.03	0.10


DS5413 - Rev 2 page 12/17



4.3 D²PAK packing information

Figure 22. D²PAK tape outline






AM08852v1

DS5413 - Rev 2 page 13/17



Figure 23. D²PAK reel outline



AM06038v1

Table 9. D2PAK tape and reel mechanical data

Таре		Reel			
Dim.	r	nm	Dim.	mı	m
Dim.	Min.	Max.	Dilli.	Min.	Max.
A0	10.5	10.7	А		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base q	uantity	1000
P2	1.9	2.1	Bulk qu	uantity	1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

DS5413 - Rev 2 page 14/17



Revision history

Table 10. Document revision history

Date	Version	Changes
01-Aug-2007	1	First release.
03-Jan-2022	2	The part number in IPAK package has been removed.

DS5413 - Rev 2 page 15/17





Contents

1	Electrical ratings			
2	Elec	Electrical characteristics		
	2.1	Electrical characteristics (curves)	5	
3	Test	circuits	7	
4	Pac	Package information		
	4.1	D²PAK-2 package information	8	
	4.2	TO-220 type A package information	11	
	4.3	Packing information	13	
Rev	ision	history	15	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

DS5413 - Rev 2 page 17/17