

AONS62530

150V N-Channel αMOS ™

General Description

- Latest Trench Power αMOS (αMOS MV) technology
- Low Gate Charge
- Optimized for fast-switching applications
- RoHS and Halogen-Free Compliant

Product Summary


 $\begin{array}{lll} V_{DS} & 150 V \\ I_{D} \; (at \; V_{GS} \! = \! 10 V) & 19 A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10 V) & < 58 m \Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5 V) & < 72 m \Omega \end{array}$

Application

AC-DC and DC-DC Converters

100% UIS Tested 100% Rg Tested





Orderable Part Number	3 7		Minimum Order Quantity
AONS62530	DFN 5x6	Tape & Reel	3000

Absolute Maximum Ratings T_A=25°C unless otherwise noted Symbol Parameter Units Maximum Drain-Source Voltage V_{DS} 150 ٧ Gate-Source Voltage V_{GS} ±20 ٧ T_C=25°C 19 Continuous Drain I_D T_C=100°C 12 Current Α Pulsed Drain Current C 43 I_{DM} T_A=25°C 6.2 Continuous Drain Α I_{DSM} T_A=70°C 4.9 Current Avalanche Current C 15 Α I_{AS} Avalanche energy L=0.3mH 34 mJ E_{AS} T_C=25°C 48 P_D W Power Dissipation ^B T_C=100°C 19.2 T_A=25°C 5 P_{DSM} W Power Dissipation A T_A=70°C 3.2 -55 to 150 °C Junction and Storage Temperature Range T_J , T_{STG}

Thermal Characteristics								
Parameter		Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	t ≤ 10s	В	20	25	°C/W			
Maximum Junction-to-Ambient AD	Steady-State	$\kappa_{\theta JA}$	45	55	°C/W			
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	2.1	2.6	°C/W			



Electrical Characteristics (T_{.I}=25°C unless otherwise noted)

Symbol	Parameter Conditions		Min	Тур	Max	Units	
STATIC	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	$I_{D}=250\mu A, V_{GS}=0V$		150			V
I _{DSS}	7 O-t- V-lt D O	V_{DS} =150V, V_{GS} =0V				1	μА
	Zero Gate Voltage Drain Current		T _J =55°C			5	
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V	-			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		1.7	2.15	2.7	V
	-	V_{GS} =10V, I_D =5A			48	58	mΩ
R _{DS(ON)}	Static Drain-Source On-Resistance		T _J =125°C		92	112	
		V_{GS} =4.5V, I_D =2A	-		57	72	mΩ
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =5A			17		S
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V			0.72	1	V
I _S						19	Α
DYNAMI	C PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =75V, f=1MHz			675		pF
Coss	Output Capacitance				78		pF
C_{rss}	Reverse Transfer Capacitance				4		pF
R_g	Gate resistance	f=1MHz		1.4	2.9	4.4	Ω
SWITCH	ING PARAMETERS		•				_
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =75V, I _D =5A			11.5	20	nC
Q _g (4.5V)	Total Gate Charge				5.5	10	nC
Q_{gs}	Gate Source Charge				2		nC
Q_{gd}	Gate Drain Charge				2.5		nC
t _{D(on)}	Turn-On DelayTime				6		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =75V, R_L =15 Ω , R_{GEN} =3 Ω			3		ns
$t_{D(off)}$	Turn-Off DelayTime				20		ns
t _f	Turn-Off Fall Time				5		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =5A, dI/dt=500A/μs			37		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =5A, dI/dt=500A/μs			210		nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{⊕JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature T_{J(MAX)}=150° C.

D. The R_{BJA} is the sum of the thermal impedance from junction to case R_{BJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25 $^\circ$ C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




I_D (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{GS}(Volts)
Figure 2: Transfer Characteristics (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction
Temperature (Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)

10

100




1E-05

0.0001

0.001

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

0.01




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





T_{CASE} (° C)
Figure 12: Power De-rating (Note F)





Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)






Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

