

Taiwan Semiconductor

PerF≝T[™]Power Transistor

FEATURES

- Ultra-low On-resistance
- Wettable Flank leads for Enhanced AOI
- 100% UIS and Rg tested
- 175°C Operating Junction Temperature
- RoHS Compliant
- Halogen-Free according to IEC 61249-2-21

PRODUCT SUMMARY				
PARAMETER		VALUE	UNIT	
V	OS	40	V	
	$V_{GS} = 10V$	7)	
$R_{DS(on)}$ (max)	$V_{GS} = 7V$	8.4	mΩ	
Q_{g}	$V_{GS} = 10V$	19	nC	








APPLICATIONS

- DC-DC Converters
- · Solenoid and Motor Drivers
- Load Switch





Note: MSL 1 (Moisture Sensitivity Level) per J-STD-020

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise noted)				
PARAMETER	SYMBOL	LIMIT	UNIT	
Drain-Source Voltage	V_{DS}	40	V	
Gate-Source Voltage		V_{GS}	±20	V
Continuous Drain Current, Silicon limited	$T_C = 25^{\circ}C$	I_{D}	68	Α
	$T_C = 25^{\circ}C$		54	
Continuous Drain Current (Note 1)	$T_C = 100$ °C	I _D	48	Α
	$T_A = 25^{\circ}C$		16	
Pulsed Drain Current	I _{DM}	216	Α	
Single Pulse Avalanche Current (Note 2)	I _{AS}	18.2	Α	
Single Pulse Avalanche Energy (Note 2)		E _{AS}	49.6	mJ
Total Bower Dissipation	T _C = 25°C	P _D	46.8	W
Total Power Dissipation	T _C = 125°C		15.6	VV
Operating Junction and Storage Temperature Range		T_J,T_STG	-55 to +175	°C

THERMAL RESISTANCE				
PARAMETER	SYMBOL	MAXIMUM	UNIT	
Thermal Resistance – Junction to Case	R _{eJC}	3.2	°C/W	
Thermal Resistance – Junction to Ambient	$R_{\Theta JA}$	50	°C/W	

Note: $R_{\Theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistances. The case-thermal reference is defined at the solder mounting surface of the drain pins. $R_{\Theta JC}$ is guaranteed by design while $R_{\Theta CA}$ is determined by the user's board design.

1



PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static						•
Drain-Source Breakdown Voltage	$V_{GS} = 0V$, $I_D = 1mA$	BV _{DSS}	40			V
Gate Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	$V_{GS(TH)}$	2.4	3	3.6	V
Gate-Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$	I _{GSS}			±100	nA
	$V_{GS} = 0V, V_{DS} = 40V$				1	μA
Drain-Source Leakage Current	$V_{GS} = 0V, V_{DS} = 40V$ $T_{J} = 125^{\circ}C$	I _{DSS}			100	
Drain-Source On-State Resistance	$V_{GS} = 10V, I_D = 27A$	Б		5.8	7	mΩ
(Note 3)	$V_{GS} = 7V, I_{D} = 27A$	$R_{DS(on)}$		6.8	8.4	
Forward Transconductance (Note 3)	$V_{DS} = 10V, I_{D} = 7A$	g _{fs}		77		S
Dynamic						
Total Gate Charge	$V_{GS} = 7V, V_{DS} = 20V,$ $I_{D} = 16A$	Q_g		13.5		
Total Gate Charge	$V_{GS} = 10V, V_{DS} = 20V,$ $I_D = 16A$	Q_g		19		nC
Gate-Source Charge		Q_{gs}		5.5		
Gate-Drain Charge		Q_{gd}		3.8		
Input Capacitance		C _{iss}		1337		
Output Capacitance	$V_{GS} = 0V, V_{DS} = 25V,$ f = 1.0MHz	C _{oss}		229		pF
Reverse Transfer Capacitance	T = 1.0IVII 12	C_{rss}		39		
Gate Resistance	f = 1.0MHz	R_g		1.5		Ω
Switching (Note 4)						
Turn-On Delay Time	$V_{GS} = 10V, V_{DS} = 20V,$ $I_{D} = 16A, R_{G} = 3.3\Omega$	t _{d(on)}		9.5		
Rise Time		t _r		50		
Turn-Off Delay Time		$t_{d(off)}$		18		nS
Fall Time		t _f		4.8		
Source-Drain Diode						
Diode Forward Voltage (Note 3)	$V_{GS} = 0V, I_S = 27A$	V _{SD}			1.1	V
Reverse Recovery Time	I _S = 16A,	t _{rr}		32		nS
Reverse Recovery Charge	di/dt = 100A/µs	Q _{rr}		28		nC

Notes:

- 1. Package current limit.
- 2. L = 0.3mH, $V_{GS} = 10V$, $R_G = 25\Omega$, Starting $T_J = 25^{\circ}C$.
- 3. Pulse test: Pulse Width $\leq 300 \mu s$, duty cycle $\leq 2\%$.
- 4. Switching time is essentially independent of operating temperature.


ORDERING INFORMATION

ORDERING CODE	PACKAGE	PACKING
TSM070NH04CR RLG	PDFN56U	2,500pcs / 13" Reel



CHARACTERISTICS CURVES


(T_A = 25°C unless otherwise noted)







CHARACTERISTICS CURVES


 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$






Maximum Safe Operating Area, Junction-to-Case





V_{SD}, Body Diode Forward Voltage (V)





4




CHARACTERISTICS CURVES

(T_A = 25°C unless otherwise noted)





Normalized gate threshold voltage vs Temperature



T_J, Junction Temperature (°C)

Version: E2207


5




Taiwan Semiconductor

PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)

PDFN56U



SUGGESTED PAD LAYOUT (Unit: Millimeters)



MARKING DIAGRAM



Y = Year Code

WW = Week Code (01~52)

 $\mathbf{L} = \text{Lot Code } (1 \sim 9, A \sim Z)$

F = Factory Code



Taiwan Semiconductor

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Purchasers are solely responsible for the choice, selection, and use of TSC products and TSC assumes no liability for application assistance or the design of Purchasers' products.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.