STW56N65M2



N-channel 650 V, 0.049 Ω typ., 49 A MDmesh™ M2 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1. Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max	I _D
STW56N65M2	650 V	0.062 Ω	49 A

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

Table 1. Device summary

Order code	Marking	Package	Packaging
STW56N65M2	56N65M2	TO-247	Tube

Contents STW56N65M2

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	8
4	Package mechanical data	9
	4.1 TO-247, STW56N65M2	g
5	Revision history	11

STW56N65M2 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate- source voltage	±25	V
I _D	Drain current (continuous) at T _C = 25 °C	49	Α
I _D	Drain current (continuous) at T _C = 100 °C	31	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	196	Α
P _{TOT}	Total dissipation at T _C = 25 °C	358	W
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature	- 55 to 150	°C
T _j	Max. operating junction temperature	150	°C

^{1.} Pulse width limited by safe operating area

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-amb}	Thermal resistance junction-ambient max	50	°C/W
R _{thj-case}	Thermal resistance junction-case max	0.35	°C/W

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Max current during repetitive or single pulse avalanche (pulse width limited by T _{JMAX})	3.5	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	1300	mJ

^{2.} $I_{SD} \le 49$ A, di/dt = 400 A/ μ s, peak $V_{DS} < V_{(BR)DSS}$, $V_{DD} = 400$ V

 $^{3. \}quad V_{DS} \leq 520 \ V$

Electrical characteristics STW56N65M2

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 5. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	650			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = 650 V V _{DS} = 650 V, T _C = 125 °C			1 100	μA μA
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 25 V			± 10	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 24.5 A		0.049	0.062	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	3900	-	pF
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	160	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0$	-	2.8	-	pF
C _{o(er)} ⁽¹⁾	Equivalent Output Capacitance	$V_{GS} = 0$, $V_{DS} = 0$ to 520 V	-	838	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	4.6	-	Ω
Qg	Total gate charge		-	93	-	nC
Q _{gs}	Gate-source charge	$V_{DD} = 520 \text{ V}, I_D = 49 \text{ A},$ $V_{GS} = 10 \text{ V}, (see Figure 15)$	-	16	-	nC
Q _{gd}	Gate-drain charge	1 v _G S = 10 v, (000 rigulo 10)	-	40	-	nC

Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS



Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 325 V, I _D = 24.5 A,	-	19	-	ns
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	27.5	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 16 and	-	146	-	ns
t _f	Fall time	Figure 19)	-	13	-	ns


Table 8. Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		49	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		196	Α
V _{SD} (2)	Forward on voltage	I _{SD} = 49 A, V _{GS} = 0	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 49 A,	-	554		ns
Q_{rr}	Reverse recovery charge	di/dt = 100 A/μs	-	13.5		μC
I _{RRM}	Reverse recovery current	V _{DD} = 60 V (see <i>Figure 16</i>)	-	49.5		Α
t _{rr}	Reverse recovery time	I _{SD} = 49 A,	-	688		ns
Q _{rr}	Reverse recovery charge	di/dt = 100 A/µs	-	18		μC
I _{RRM}	Reverse recovery current	$V_{DD} = 60 \text{ V, T}_{j} = 150 \text{ °C}$ (see <i>Figure 19</i>)	-	52		Α


^{1.} Pulse width limited by safe operating area

^{2.} Pulsed: pulse duration = 300 µs, duty cycle 1.5%

2.1 Electrical characteristics (curves)















Figure 6. Normalized gate threshold voltage vs. temperature GIPD180920141442FSR Vgs(th)(norm) $ID = 250 \mu A$ 1.1 1.0 0.9 8.0 0.7 -25 75 125 25 Tj(°C)





















Test circuits STW56N65M2


3 Test circuits











4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

4.1 TO-247, STW56N65M2




Figure 20. TO-247 drawing

Table 9. TO-247 mechanical data

Dim.		mm.	
Dilli.	Min.	Тур.	Max.
А	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
E	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

STW56N65M2 Revision history

5 Revision history

Table 10. Document revision history

Date	Revision	Changes
10-Dec-2014	1	Initial release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved

