EPC2252 – Enhancement Mode Power Transistor

 V_{DS} , 80 V $R_{DS(on)}$, 11 m Ω max I_D , 8.2 A AEC-Q101









Revised November 27, 2024

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(on)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Application Notes:

- Easy-to-use and reliable gate, Gate Drive ON = 5 V typical, OFF = 0 V (negative voltage not needed)
- Top of FET is electrically connected to source

Questions: Ask a GaN Expert



Maximum Ratings					
	PARAMETER VALUE UNIT				
V	Drain-to-Source Voltage (Continuous)		V		
V _{DS}	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	96	V		
	Continuous (T _A = 25°C)	8.2	Α		
I _D	Pulsed (25 °C, T _{PULSE} = 10 μs)	100			
	Pulsed (125 °C, T _{PULSE} = 10 μs)	80			
.,	Gate-to-Source Voltage		V		
V _{GS}	Gate-to-Source Voltage	-4	V		
TJ	Operating Temperature	-40 to 150	- °C		
T _{STG}	Storage Temperature	-40 to 150]		

Thermal Characteristics						
	PARAMETER TYP UNIT					
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Case Top)	1.6				
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board (Case Bottom)	8.3				
R _{0JA_JEDEC}	Thermal Resistance, Junction-to-Ambient (using JEDEC 51-2 PCB)	95 °C/W				
R _{OJA_EVB}	Thermal Resistance, Junction to Ambient (using EPC9093 EVB)	71				

	Static Characteristics ($T_j = 25^{\circ}$ C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, I}_{D} = 0.12 \text{ mA}$	80			٧
I _{DSS}	Drain-Source Leakage	$V_{GS} = 0 V$, $V_{DS} = 80 V$		25	120	μΑ
	Gate-to-Source Forward Leakage	$V_{GS} = 6 V$		0.02	1.4	
I _{GSS}	Gate-to-Source Forward Leakage#	$V_{GS} = 6 \text{ V}, T_J = 125^{\circ}\text{C}$		0.3	5.0	mA
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.02	0.125	
V _{GS(TH)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 2.5 \text{ mA}$	0.7	1.2	2.5	V
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}, I_D = 11 \text{ A}$		8	11	mΩ
V_{SD}	Source-Drain Forward Voltage#	$I_S = 0.5 A, V_{GS} = 0 V$		1.5		V

[#] Defined by design. Not subject to production test.



Die size: 1.5 x 1.5 mm

EPC2252 eGaN® FETs are supplied in passivated die form with solder bumps.

Applications

- · Automotive lidar/TOF
- 48 V servers
- · Pulsed power
- · Isolated power supplies
- Point of load converters
- · Class D audio
- · LED lighting
- · Low inductance motor drive

Benefits

- Higher switching frequency Lower switching losses and lower drive power
- Higher efficiency Lower conduction and switching losses, zero reverse recovery losses
- Ultra Small Footprint Higher power density

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



https://l.ead.me/EPC2252

	Dynamic Characteristics $^{\sharp}$ (T _J = 25 $^{\circ}$ C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{ISS}	Input Capacitance			440	576	
C _{RSS}	Reverse Transfer Capacitance	$V_{DS} = 50 \text{ V}$, $V_{GS} = 0 \text{ V}$		1.3		
Coss	Output Capacitance			190	204	рF
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 1)	V 0+= 50VV 0V		233		
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 2)	$V_{DS} = 0 \text{ to } 50 \text{ V}, V_{GS} = 0 \text{ V}$		305		
R _G	Gate Resistance			0.6		Ω
Q_{G}	Total Gate Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 11 \text{ A}$		3.5	4.3	
Q _{GS}	Gate-to-Source Charge			1.0		
Q_{GD}	Gate-to-Drain Charge V _{DS} = 50 V, I _D = 11 A			0.5		
Q _{G(TH)}	Gate Charge at Threshold	0.7		nC		
Q _{OSS}	Output Charge	$V_{DS} = 50 \text{ V}$, $V_{GS} = 0 \text{ V}$		15	17	
Q _{RR}	Source-Drain Recovery Charge			0		

[#] Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.

Figure 1: Typical Output Characteristics at 25°C*





Figure 3: Typical R_{DS(on)} vs. V_{GS} for Various Currents



* Generated based on a pulse width of 300 μ s.

Figure 2: Typical Transfer Characteristics*






Figure 4: Typical R_{DS(on)} vs. V_{GS} for Various Temperatures



Note 1: $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50 V.

Note 2: $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50 V.









Figure 8: Typical Reverse Drain-Source Characteristics*



Note: Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.




Figure 7: Typical Gate Charge








Figure 9: Typical Normalized On-State Resistance vs. Temp.



^{*} Generated based on a pulse width of 300 μ s.









 $T_J = Max Rated, T_C = +25$ °C, Single Pulse


Figure 12: Typical Transient Thermal Response Curves





EPC2252 eGaN® FET DATASHEET

TAPE AND REEL CONFIGURATION




	Dimension (mm)		
EPC2252 (Note 1)	Target	MIN	MAX
a	8.00	7.90	8.30
b	1.75	1.65	1.85
c (Note 2)	3.50	3.45	3.55
d	4.00	3.90	4.10
e	4.00	3.90	4.10
f (Note 2)	2.00	1.95	2.05
g	1.50	1.50	1.60

Die is placed into pocket solder bump side down (face side down)

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/ JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


DIE MARKINGS



Part		Laser Markings	
Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3
EPC2252	2252	YYYY	ZZZZ

DIE OUTLINE

Solder Bump View



DIM	MICROMETERS			
DIM	MIN	Nominal	MAX	
A	1470	1500	1530	
В	1470	1500	1530	
С		450		
d		500		
e		250		
g		300		
h		250		

Pad 1 is Gate;


Pads 2, 3, 7, 8, 9 are Source;

Pads 4, 5, 6 are Drain

Side View		±25 8
		518 ±
	Seating Plane	120 ± 12

RECOMMENDED LAND PATTERN

(units in μ m)




Land pattern is solder mask defined.

DIM	MICROMETERS	
A	1500	
В	1500	
c	450	
d	500	
e	230	
g	300	
h	250	

Pad 1 is Gate; Pads 2, 3, 7, 8, 9 are Source; Pads 4, 5, 6 are Drain

RECOMMENDED STENCIL DRAWING

(measurements in μ m)



DIM	MICROMETERS
A	1500
В	1500
C	450
d	500
e	300
f	250
g	300
h	250

Pad 1 is Gate; Pads 2, 3, 7, 8, 9 are Source; Pads 4, 5, 6 are Drain

Recommended stencil should be 4 mil (100 µm) thick, must be laser cut, opening per drawing. The corner has a radius of R60. Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Additional resources available:

- $\bullet \ Assembly \ resources-https://epc-co.com/epc/Portals/0/epc/documents/product-training/Appnote_GaNassembly.pdf$
- Library of Altium footprints for production FETs and ICs https://epc-co.com/epc/documents/altium-files/EPC%20Altium%20Library.zip (for preliminary device Altium footprints, contact EPC)

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

 $eGaN^{\ast}$ is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: https://epc-co.com/epc/about-epc/patents

Information subject to change without notice.