

### • General Description

The AGM30N10A combines advanced trench MOSFET technology with a low resistance package to provide extremely low  $R_{DS(ON)}$ .

This device is ideal for load switch and battery protection applications.

### Features

- Advance high cell density Trench technology
- Low R<sub>DS(ON)</sub> to minimize conductive loss
- Low Gate Charge for fast switching
- Low Thermal resistance
- 100% Avalanche tested
- 100% DVDS tested


### Application

- MB/VGA Vcore
- SMPS 2<sup>nd</sup> Synchronous Rectifier
- POL application
- BLDC Motor driver

## **Product Summary**

BVDSS	RDSON	ID
100V	26mΩ	28A

### PDFN5\*6 Pin Configuration



### **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
AGM30N10A	AGM30N10A	PDFN5*6	330mm	12mm	3000

### Table 1. Absolute Maximum Ratings (TA=25℃)

Symbol	Parameter	Value	Unit
VDS	Drain-Source Voltage (VGS=0V)	100	V
VGS	Gate-Source Voltage (VDS=0V)	±20	V
ID	Drain Current-Continuous(Tc=25℃) (Note 1)	28	А
	Drain Current-Continuous(T⊂=100℃)	19	Α
IDM (pluse)	Drain Current-Pulsed (Note 2)	112	А
PD	Maximum Power Dissipation(Tc=25℃)	50	W
	Maximum Power Dissipation(Tc=100℃)	20	w
EAS	Avalanche energy (Note 3)	22	mJ
TJ,TSTG	Operating Junction and Storage Temperature Range	-55 To 150	$^{\circ}$

#### Table 2. Thermal Characteristic

Symbol	Parameter	Тур	Max	Unit
RθJA	Thermal Resistance Junction-ambient (Steady State) <sup>1</sup>		20	°C/W
RθJC	Thermal Resistance Junction-Case <sup>1</sup>		2.5	°C/W



Table 3. Electrical Characteristics (TJ=25 ℃ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
On/Off Sta	On/Off States						
BVDSS	Drain-Source Breakdown Voltage	VGS=0V ID=250µA	100			V	
IDSS	Zero Gate Voltage Drain Current	VDS=100V,VGS=0V			1	μA	
IGSS	Gate-Body Leakage Current	VGS=±20V,VDS=0V			±100	nA	
VGS(th)	Gate Threshold Voltage	VDS=VGS,ID=250μA	1.2	1.8	2.2	V	
gFS	Forward Transconductance	VDS=5V,ID=8A		13		S	
RDS(on)	Drain-Source On-State Resistance	VGS=10V, ID=10A		26	31	mΩ	
		VGS=4.5V, ID=8A		33	38	mΩ	
Dynamic C	Characteristics						
Ciss	Input Capacitance			445		pF	
Coss	Output Capacitance	VDS=40V,VGS=0V, F=1MHZ		171		pF	
Crss	Reverse Transfer Capacitance	- 1 - 11VII 12		3.2		pF	
Rg	Gate resistance	VGS=0V, VDS=0V,f=1.0MHz		4.5		Ω	
Switching	Times						
td(on)	Turn-on Delay Time			12	-	nS	
tr	Turn-on Rise Time	VGS=10V,VDS=50V,		15		nS	
td(off)	Turn-Off Delay Time	ID=10A,RGEN=5Ω		20	-	nS	
tf	Turn-Off Fall Time			6.0	1	nS	
Qg	Total Gate Charge			8.0	-	nC	
Qgs	Gate-Source Charge	VGS=10V, VDS=50V, ID=10A		1.4		nC	
Qgd	Gate-Drain Charge			1.8	-	nC	
Source-Drain Diode Characteristics							
ISD	Source-Drain Current(Body Diode)				28	Α	
VSD	Forward on Voltage	VGS=0V,IS=10A			1.2	V	
trr	Reverse Recovery Time	IF=10A , dI/dt=100A/μs ,		37		ns	
Qrr	Reverse Recovery Charge	TJ=25℃		80		nc	

Notes 1. The maximum current rating is package limited.

Notes 2.Repetitive Rating: Pulse width limited by maximum junction temperature

Notes 3.EAS condition: TJ=25  $^{\circ}\text{C}$  ,VDD=50V,Vgs=10V,ID=21A, L=0.1mH,RG=25ohm



20


10


# **Characteristics Curve:**

Typ. output characteristics  $I_D = f(V_{DS})$ 


Typ. transfer characteristics  $I_D\!\!=\!\!f(V_{GS})$ 

1.5 VDS[V]






**Drain-source on-state resistance**  $R_{DS(on)}=f(T_j);I_D=10A;V_{GS}=10V$ 






 $\begin{array}{l} \textbf{Gate Threshold Voltage} \\ V_{TH} \!\!=\!\! f(T_j); \, I_D \!\!=\!\! 250uA \end{array}$ 





 $\begin{array}{l} \textbf{Typ. gate charge} \\ V_{GS} = & f(Q_g) \; ; \; I_D = & 10A \end{array}$ 

# $\begin{array}{c} \textbf{Drain-source breakdown voltage} \\ V_{BR(DSS)} \!\!=\!\! f(T_j); \, I_D \!\!=\!\! 250 uA \end{array}$




 $\label{eq:capacitances} \begin{array}{c} \textbf{Typ. capacitances} \\ C = & f(V_{DS}); \ V_{GS} = & 0V; \ f = & 1MHz \end{array}$ 












Safe operating area  $I_D = f(V_{DS})$ 




Body Diode Forward Voltage Variation  $I_F = f(V_{GS})$ 








# Max. transient thermal impedance







# **Test Circuit and Waveform:**



**Gate Charge Test Circuit & Waveform** 




**Resistive Switching Test Circuit & Waveforms** 





**Unclamped Inductive Switching Test Circuit & Waveforms** 




# •Dimensions (PDFN5\*6)








		MILLIMETER			
SYMBOL	MIN	Typ.	MAX		
A	0.900	1.000	1.100		
A1	0.254 REF.				
A2		0~0.05			
D	4. 824	4. 900	4.976		
D1	3.910	4.010	4.110		
D2	4. 924	5.000	5. 076		
Е	5. 924	6.000	6.076		
E1	3. 375	3. 475	3, 575		
E2	5. 674	5. 750	5. 826		
b	0.350	0.400	0.450		
е	1.270 TYP.				
L	0.534	0.610	0.686		
L1	0.424	0.500	0.576		
L2	1.800 REF.				
k	1.190	1.290	1.390		
Н	0. 549	0.625	0.701		
θ	8°	10°	12°		
Ф	1.100	1. 200	1.300		
d			0.100		






M	-\  -0
	Ā
C	
	1

Millimeters			
MIN.	NOM.	MAX.	
0.90	1.05	1.20	
0.35	0.40	0.50	
0.20	0.25	0.35	
4.90	5. 05	5. 20	
3.72	3. 82	3. 92	
6.00	6.15	6.30	
5. 60	5. 75	5. 90	
3. 47	3. 57	3. 67	
1. 27 BSC.			
0.48	0.58	0.68	
1.17	1. 27	1. 37	
0.64	0.74	0.84	
0.20 REF.			
8°	10°	12°	
0.08 REF.			
0	-	0.15	
0. 25 REF.			
	1.28 REF.		
	MIN. 0. 90 0. 35 0. 20 4. 90 3. 72 6. 00 5. 60 3. 47 0. 48 1. 17 0. 64	MIN. NOM. 0.90 1.05 0.35 0.40 0.20 0.25 4.90 5.05 3.72 3.82 6.00 6.15 5.60 5.75 3.47 3.57 1.27 BSC. 0.48 0.58 1.17 1.27 0.64 0.74 0.20 REF. 8° 10° 0.08 REF. 0 -	




# PDFN5\*6 Marking Instructions:

# Model1:



# Model2:





### Disclaimer:

The information provided in this document is believed to be accurate and reliable. however, Shenzhen Core Control Electronics Technology Co., Ltd. does not assume any responsibility for the following consequences. Do not consider the use of such information or use beyond its scope.

The information mentioned in this document may be changed at any time without notice.

The products and information provided in this document do not infringe patents. Shenzhen Core Control Electronics Technology Co., Ltd. assumes no responsibility for any infringement of any other rights of third parties. The result of using such products and information.

This document is the first version issued on July 10th, 2024. This document replaces all previously provided information.

It is a registered trademark of Shenzhen Core Control Electronics Technology Co., Ltd.

Copyright © 2017 Shenzhen Core Control Electronics Technology Co., Ltd. all rights reserved.