

# **MOSFET**

## OptiMOS<sup>™</sup> 6 Power-Transistor, 40 V

#### **Features**


- Optimized for synchronous application
- Very low on-resistance R<sub>DS(on)</sub>
  100% avalanche tested
- Superior thermal resistance
- N-channel
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21
  175 °C rated


### **Product Validation**

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22



Parameter	Value	Unit
<b>V</b> <sub>DS</sub>	40	V
R <sub>DS(on),max</sub>	5.9	mΩ
I <sub>D</sub>	59	A
Qoss	10.2	nC
Q <sub>G</sub> (0V10V)	9.4	nC
Q <sub>G</sub> (0V4.5V)	4.6	nC











Type / Ordering Code	Package	Marking	Related Links
BSC059N04LS6	PG-TDSON-8 FL	59N04LS6	-

# OptiMOS<sup>TM</sup> 6 Power-Transistor, 40 V BSC059N04LS6



# **Table of Contents**

Description	1
Maximum ratings	3
hermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	0
Revision History	2
rademarks 1	2
Disclaimer	2

# OptiMOS<sup>™</sup> 6 Power-Transistor, 40 V BSC059N04LS6



# 1 Maximum ratings at $T_A$ =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatar	Comb of	Values			11	Nata / Taat Canalitian	
Parameter	Symbol	Min.	. Typ. Max.		Unit	Note / Test Condition	
Continuous drain current <sup>1)</sup>	I <sub>D</sub>	- - - -	- - - -	59 41 49 35 17	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =4.5 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =4.5 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm THJA}$ =50 °C/W <sup>2</sup> )	
Pulsed drain current <sup>3)</sup>	I <sub>D,pulse</sub>	-	-	236	Α	<i>T</i> <sub>A</sub> =25 °C	
Avalanche energy, single pulse <sup>4)</sup>	<b>E</b> AS	-	-	10	mJ	$I_D$ =41 A, $R_{GS}$ =25 $\Omega$	
Gate source voltage	V <sub>GS</sub>	-20	-	20	V	-	
Power dissipation	P <sub>tot</sub>	-	-	38 3.0	W	T <sub>C</sub> =25 °C T <sub>A</sub> =25 °C, R <sub>THJA</sub> =50 °C/W <sup>2)</sup>	
Operating and storage temperature	T <sub>j</sub> , T <sub>stg</sub>	-55	-	175	°C	IEC climatic category; DIN IEC 68-1 55/175/56	

#### 2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition	
raiailietei	Syllibol	Min.	Тур.	Max.	Onit	Note / Test Condition	
Thermal resistance, junction - case, bottom	R <sub>thJC</sub>	-	-	4	°C/W	-	
Thermal resistance, junction - case, top	R <sub>thJC</sub>	-	-	20	°C/W	-	
Device on PCB, 6 cm² cooling area	R <sub>thJA</sub>	-	-	50	°C/W	-	

<sup>&</sup>lt;sup>1)</sup> Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature at 25°C. For higher case temperature please refer to Diagram 2. De-rating will be required based on the actual

environmental conditions.

2) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

<sup>&</sup>lt;sup>4)</sup> See Diagram 13 for more detailed information

# OptiMOS<sup>™</sup> 6 Power-Transistor, 40 V BSC059N04LS6



# 3 Electrical characteristics at $T_j$ =25 °C, unless otherwise specified

Table 4 **Static characteristics** 

Danamatan	Courado a l	Values					
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	40	-	-	V	V <sub>GS</sub> =0 V, I <sub>D</sub> =1 mA	
Gate threshold voltage	V <sub>GS(th)</sub>	1.3	-	2.3	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	
Zero gate voltage drain current	I <sub>DSS</sub>	-	0.1 10	1 100	μΑ	V <sub>DS</sub> =40 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =25 °C V <sub>DS</sub> =40 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =125 °C	
Gate-source leakage current	I <sub>GSS</sub>	-	10	100	nA	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V	
Drain-source on-state resistance	R <sub>DS(on)</sub>	-	4.7 6.8	5.9 8.4	mΩ	V <sub>GS</sub> =10 V, I <sub>D</sub> =50 A V <sub>GS</sub> =4.5 V, I <sub>D</sub> =50 A	
Gate resistance	R <sub>G</sub>	-	2.2	-	Ω	-	
Transconductance	<b>g</b> fs	-	100	-	S	$ V_{DS}  \ge 2 I_D R_{DS(on)max}, I_D = 50 \text{ A}$	

Table 5 **Dynamic characteristics** 

Devementar	Crossball	Values			11	Nata (Tant Oan dition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance <sup>1)</sup>	C <sub>iss</sub>	-	640	830	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =20 V, <i>f</i> =1 MHz
Output capacitance <sup>1)</sup>	Coss	-	210	270	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =20 V, f=1 MHz
Reverse transfer capacitance <sup>1)</sup>	C <sub>rss</sub>	-	12	21	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =20 V, f=1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	3	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Rise time	t <sub>r</sub>	-	1.2	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Turn-off delay time	$t_{\sf d(off)}$	-	8	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Fall time	t <sub>f</sub>	-	2	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 $\Omega$

Gate charge characteristics<sup>2)</sup> Table 6

Davamatav	Cumbal	Values			11	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q <sub>gs</sub>	-	2.1	-	nC	V <sub>DD</sub> =20 V, I <sub>D</sub> =50 A, V <sub>GS</sub> =0 to 10 V	
Gate charge at threshold $Q_{g(th)}$ -		-	1.0	-	nC	V <sub>DD</sub> =20 V, I <sub>D</sub> =50 A, V <sub>GS</sub> =0 to 10 V	
Gate to drain charge <sup>1)</sup>	$Q_{ m gd}$	-	1.4	-	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V	
Switching charge	Q <sub>sw</sub>	-	2.4	-	nC	V <sub>DD</sub> =20 V, I <sub>D</sub> =50 A, V <sub>GS</sub> =0 to 10 V	
Gate charge total <sup>1)</sup>	<b>Q</b> g	-	9.4	-	nC	V <sub>DD</sub> =20 V, I <sub>D</sub> =50 A, V <sub>GS</sub> =0 to 10 V	
Gate plateau voltage	V <sub>plateau</sub>	-	3.2	-	V	V <sub>DD</sub> =20 V, I <sub>D</sub> =50 A, V <sub>GS</sub> =0 to 10 V	
Gate charge total	<b>Q</b> g	-	4.6	-	nC	$V_{DD}$ =20 V, $I_{D}$ =50 A, $V_{GS}$ =0 to 4.5 V	
Gate charge total, sync. FET	Q <sub>g(sync)</sub>	-	3.9	-	nC	V <sub>DS</sub> =0.1 V, V <sub>GS</sub> =0 to 4.5 V	
Output charge <sup>1)</sup>	Qoss	-	10.2	-	nC	V <sub>DD</sub> =20 V, V <sub>GS</sub> =0 V	

 $<sup>^{1)}</sup>$  Defined by design. Not subject to production test.  $^{2)}$  See "Gate charge waveforms" for parameter definition

# OptiMOS<sup>™</sup> 6 Power-Transistor, 40 V BSC059N04LS6





## Table 7 Reverse diode

Davamatav	Cumbal		Values			Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	Is	-	-	38	Α	T <sub>C</sub> =25 °C	
Diode pulse current	I <sub>S,pulse</sub>	-	-	236	Α	T <sub>C</sub> =25 °C	
Diode forward voltage	V <sub>SD</sub>	-	0.92	1	V	V <sub>GS</sub> =0 V, I <sub>F</sub> =50 A, T <sub>j</sub> =25 °C	
Reverse recovery time <sup>1)</sup>	t <sub>rr</sub>	-	13	-	ns	V <sub>R</sub> =20 V, I <sub>F</sub> =10 A, d <i>i</i> <sub>F</sub> /d <i>t</i> =400 A/μs	
Reverse recovery charge <sup>1)</sup>	Qrr	-	22	-	nC	V <sub>R</sub> =20 V, I <sub>F</sub> =10 A, d <i>i</i> <sub>F</sub> /d <i>t</i> =400 A/μs	





# 4 Electrical characteristics diagrams
































# 5 Package Outlines







DIM	MILLI	METERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	0.90	1.10	0.035	0.043	
A3	0.25	(REF)	0.011	(REF)	
b	0.34	0.54	0.013	0.021	
b1	0.02	0.22	0.001	0.009	
D	5.15	(BSC)	0.203	(BSC)	
D1	5.00	(BSC)	0.197	(BSC)	
D2	3.70	4.40	0.146	0.173	
E	6.15	(BSC)	0.242 (BSC)		
E1	6.00	(BSC)	0.236 (BSC)		
E2	3.40	3.80	0.134	0.150	
е	1.27	(BSC)	0.050 (BSC)		
N		8	8		
L	0.74	0.84	0.029	0.033	
M	0.45	0.66	0.018	0.026	
Θ	8.5°	12°	8.5°	12°	
Q	3.15	3.25	0.124	0.128	
R	0.48	0.58	0.019	0.023	
aaa	0	.25	0.0	010	
eee	0	.08	0.0	003	

DOCUMEN	IT NO				
	Z8B00162237				
SCALE 0 2.5	2.5————————————————————————————————————				
EUROPEAN PR	OJECTION				
	<b>⊕</b>				
ISSUE D 02-08-2					
REVISI 01	REVISION 01				

Figure 1 Outline PG-TDSON-8 FL, dimensions in mm/inches






Figure 2 Outline Boardpads (TDSON-8 FL)

# OptiMOS<sup>™</sup> 6 Power-Transistor, 40 V

### BSC059N04LS6



#### **Revision History**

BSC059N04LS6

Revision: 2020-07-22, Rev. 2.1

Previous Revision

Trevious Nevision						
Revision	Date	Subjects (major changes since last revision)				
2.0	2018-07-31	Release of final version				
2.1	2020-07-22	Update max current rating				

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2020 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.