

MOSFET

OptiMOS[™] 5 Linear FET 2, 100 V

Features

- Ideal for soft start in Power-over-Ethernet (PoE) application
- Very low on-resistance R_{DS(on)}
 Wide safe operating area SOA
 N-channel, normal level
- 100% avalanche tested
- Pb-free lead plating; RoHS compliant
 Halogen-free according to IEC61249-2-21


Product validation

Fully qualified according to JEDEC for Industrial Applications

Table 1 **Kev Performance Parameters**

Parameter	Value	Unit
$V_{ extsf{DS}}$	100	V
$R_{ extsf{DS(on)}, ext{max}}$	11.3	mΩ
I _D	63	A
$I(V_{DS}=50 \text{ V}, t_{p}=10 \text{ ms})$	2.1	A











Type / Ordering Code	Package	Marking	Related Links
ISZ113N10NM5LF2	PG-TSDSON-8	11N1LF2	-

OptiMOSTM 5 Linear FET 2, 100 V



Table of Contents

escription1
aximum ratings 3
ermal characteristics
ectrical characteristics
ectrical characteristics diagrams6
ckage Outlines
evision History
ademarks
sclaimer 12

OptiMOS[™] 5 Linear FET 2, 100 V ISZ113N10NM5LF2



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatav	Values				11:4	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current ¹⁾	I _D	- - -	-	63 44 10	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =60 °C/W ²⁾
Pulsed drain current ³⁾	I _{D,pulse}	-	-	252	Α	<i>T</i> _C =25 °C
Avalanche energy, single pulse ⁴⁾ E_{AS}		-	-	97	mJ	$I_{\rm D}$ =20 A, $R_{\rm GS}$ =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	100 2.5	W	T _C =25 °C T _A =25 °C, R _{thJA} =60 °C/W ²⁾
Operating and storage temperature	$T_{\rm j},~T_{\rm stg}$	-55	-	175	°C	-

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Took Condition
Farameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Thermal resistance, junction - case	R _{thJC}	-	-	1.5	°C/W	-
Thermal resistance, junction - ambient, 6 cm² cooling area²)	R _{thJA}	-	-	60	°C/W	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions. $^{2)}$ Device on 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain

connection. PCB is vertical in still air.

3) See Diagrams 3 and 4 for more detailed information

4) See Diagram 14 for more detailed information

OptiMOS[™] 5 Linear FET 2, 100 V . ISZ113N10NM5LF2



3 Electrical characteristics at T_j =25 °C, unless otherwise specified

Table 4 **Static characteristics**

	0	Values					
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	100	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	V _{GS(th)}	2.3	3.1	3.9	V	V _{DS} =V _{GS} , I _D =36 μA	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	10.1	11.3	mΩ	V _{GS} =10 V, I _D =20 A	
Gate resistance	R _G	-	1.3	1.6	Ω	-	
Transconductance ¹⁾	g fs	11	22	-	S	$ V_{DS} \ge 2 I_D R_{DS(on)max}, I_D = 20 A$	

Table 5 **Dynamic characteristics**

Danamatan	Crombal		Values			
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance ¹⁾	C _{iss}	-	1800	2300	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Output capacitance ¹⁾	Coss	-	260	340	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Reverse transfer capacitance ¹⁾	C _{rss}	-	11	19	pF	V _{GS} =0 V, V _{DS} =50 V, <i>f</i> =1 MHz
Turn-on delay time	$t_{ m d(on)}$	-	8	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω
Rise time	t _r	-	4	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω
Turn-off delay time	$t_{ m d(off)}$	-	10	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω
Fall time	t _f	-	4	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω

Table 6 Gate charge characteristics²⁾

Davamatar	Cymbal	Values			Linit	Note / Took Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q _{gs}	-	12	-	nC	V_{DD} =50 V, I_{D} =20 A, V_{GS} =0 to 10 V
Gate charge at threshold	$Q_{g(th)}$	-	5.5	-	nC	V_{DD} =50 V, I_{D} =20 A, V_{GS} =0 to 10 V
Gate to drain charge ¹⁾	Q_{gd}	-	4.4	6.6	nC	V_{DD} =50 V, I_{D} =20 A, V_{GS} =0 to 10 V
Switching charge	Q _{sw}	-	11	-	nC	V_{DD} =50 V, I_{D} =20 A, V_{GS} =0 to 10 V
Gate charge total ¹⁾	Qg	-	23	29	nC	V_{DD} =50 V, I_{D} =20 A, V_{GS} =0 to 10 V
Gate plateau voltage	V _{plateau}	-	6.8	-	V	V_{DD} =50 V, I_{D} =20 A, V_{GS} =0 to 10 V
Output charge ¹⁾	Qoss	-	30	40	nC	V _{DS} =50 V, V _{GS} =0 V

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOSTM 5 Linear FET 2, 100 V ISZ113N10NM5LF2





Table 7 Reverse diode

D	Cumbal		Values			Nata / Tank Oam Illian	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	Is	-	-	63	Α	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	252	Α	<i>T</i> _C =25 °C	
Diode forward voltage	V _{SD}	-	0.85	1.2	V	V _{GS} =0 V, I _F =20 A, T _j =25 °C	
Reverse recovery time ¹⁾	t _{rr}	-	44	88	ns	V_R =50 V, I_F =20 A, di_F/dt =100 A/ μ s	
Reverse recovery charge ¹⁾	Qrr	-	54	108	nC	V_R =50 V, I_F =20 A, di_F/dt =100 A/ μ s	





4 Electrical characteristics diagrams



































5 Package Outlines



PACKAGE - GROUP NUMBER: PG-TSDSON-8-U03							
DIMENSIONS	MILLIMETERS						
DIMENSIONS	MIN.	MAX.					
Α	0.90	1.10					
A1	0	0.05					
b	0.24	0.44					
С	0.10	0.30					
D	3.20	3.40					
D1	2.19	2.39					
D2	1.54	1.74					
E	3.20	3.40					
E1	2.01	2.21					
E2	0.50	0.70					
е	0.65						
L	0.30	0.50					
L1	0.40 0.60						
aaa	0.0)6					
N	8	1					

NOTE:

DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS

Figure 1 Outline PG-TSDSON-8, dimensions in mm/inches

OptiMOSTM 5 Linear FET 2, 100 V ISZ113N10NM5LF2



Revision History

ISZ113N10NM5LF2

Revision: 2023-11-14, Rev. 2.1

Previous Revision

Revision	Date	Subjects (major changes since last revision)	
2.1	2023-11-14	Update sales name and marking	

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2023 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.