


DIGITAL AUDIO MOSFET

Features

- Integrated Half-Bridge Package
- · Reduces the Part Count by Half
- Facilitates Better PCB Layout
- Key Parameters Optimized for Class-D Audio Amplifier Applications
- Low R_{DS(ON)} for Improved Efficiency
- Low Qg and Qsw for Better THD and Improved Efficiency
- Low Qrr for Better THD and Lower EMI
- Can Delivery up to 200W per Channel into 8Ω Load in Half-Bridge Configuration Amplifier
- Lead-Free Package
- Halogen-Free

Key Parameters ®						
V_{DS}	150	>				
R _{DS(ON)} typ. @ 10V	80	mΩ				
Q _g typ.	13	nC				
Q _{sw} typ.	4.1	nC				
R _{G(int)} typ.	2.5	Ω				
T _J max	150	°C				





G1, G2	D1, D2	S1, S2		
Gate	Drain	Source		

Description

This Digital Audio MosFET Half-Bridge is specifically designed for Class D audio amplifier applications. It consists of two power MosFET switches connected in half-bridge configuration. The latest process is used to achieve low on-resistance per silicon area. Furthermore, Gate charge, body-diode reverse recovery, and internal Gate resistance are optimized to improve key Class D audio amplifier performance factors such as efficiency, THD and EMI. These combine to make this Half-Bridge a highly efficient, robust and reliable device for Class D audio amplifier applications.

Absolute Maximum Ratings 6

	Parameter	Max.	Units
V _{DS}	Drain-to-Source Voltage	150	V
V_{GS}	Gate-to-Source Voltage	±20	
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, V _{GS} @ 10V	8.7	Α
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	6.2	
I _{DM}	Pulsed Drain Current ①	34	
E _{AS}	Single Pulse Avalanche Energy®	77	mJ
P _D @T _C = 25°C	Power Dissipation ④	18	W
P _D @T _C = 100°C	Power Dissipation @	7.2	
	Linear Derating Factor	0.15	W/°C
T_{J}	Operating Junction and	-55 to + 150	°C
T _{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	200	
	(1.6mm from case)	300	
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

Thermal Resistance ®

	Parameter	Тур.	Max.	Units
$R_{ heta JC}$	Junction-to-Case ④		6.9	
$R_{\theta JA}$	Junction-to-Ambient		65	

Notes ① through ⑥ are on page 2

Electrical Characteristics @ $T_J = 25^{\circ}C$ (unless otherwise specified) ©

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	150			٧	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta \mathrm{BV}_{\mathrm{DSS}}/\Delta \mathrm{T}_{\mathrm{J}}$	Breakdown Voltage Temp. Coefficient		0.19		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		80	95	mΩ	V _{GS} = 10V, I _D = 5.2A ③
$V_{GS(th)}$	Gate Threshold Voltage	3.0		4.9	٧	$V_{DS} = V_{GS}$, $I_D = 50\mu A$
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Coefficient		-11		mV/°C	
I _{DSS}	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 150V, V_{GS} = 0V$
				250		$V_{DS} = 150V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -20V
g _{fs}	Forward Transconductance	11			S	$V_{DS} = 50V, I_{D} = 5.2A$
Q_g	Total Gate Charge		13	20		
Q _{gs1}	Pre-Vth Gate-to-Source Charge		3.3			$V_{DS} = 75V$
Q _{gs2}	Post-Vth Gate-to-Source Charge		0.8		nC	V _{GS} = 10V
Q_{gd}	Gate-to-Drain Charge		3.9			I _D = 5.2A
Q _{godr}	Gate Charge Overdrive		5.0			See Fig. 6 and 19
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})		4.1			
R _{G(int)}	Internal Gate Resistance		2.5		Ω	
t _{d(on)}	Turn-On Delay Time		7.0			V _{DD} = 75V, V _{GS} = 10V ③
t _r	Rise Time		6.6			$I_{D} = 5.2A$
t _{d(off)}	Turn-Off Delay Time		13		ns	$R_G = 2.4\Omega$
t _f	Fall Time		3.1			
C _{iss}	Input Capacitance		810			$V_{GS} = 0V$
C _{oss}	Output Capacitance		100		pF	$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		15		1	f = 1.0MHz, See Fig.5
C _{oss}	Effective Output Capacitance		97			V _{GS} = 0V, V _{DS} = 0V to 120V
L _D	Internal Drain Inductance		4.5			Between lead,
					nΗ	6mm (0.25in.)
L _S	Internal Source Inductance		7.5		1	from package
						and center of die contact

Diode Characteristics (6)

	Parameter	Min.	Tyn	Max.	Units	Conditions
	Parameter	IVIIII.	Тур.	wax.	Ullits	Conditions
$I_{S} @ T_{C} = 25^{\circ}C$	Continuous Source Current			8.7		MOSFET symbol
	(Body Diode)				Α	showing the
I _{SM}	Pulsed Source Current			34		integral reverse
	(Body Diode) ①					p-n junction diode.
V _{SD}	Diode Forward Voltage		_	1.3	V	$T_J = 25^{\circ}C$, $I_S = 5.2A$, $V_{GS} = 0V$ ③
t _{rr}	Reverse Recovery Time		57	86	ns	$T_J = 25^{\circ}C, I_F = 5.2A$
Q _{rr}	Reverse Recovery Charge		140	210	nC	di/dt = 100A/μs ③

Notes

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25$ °C, L = 5.8mH, $R_G = 25\Omega$, $I_{AS} = 5.2$ A.
- ③ Pulse width ≤ 400 μ s; duty cycle ≤ 2%.

- $\ \, \mbox{\it \ } \mbox{\it \ }$
- ⑤ Limited by Tjmax. See Figs. 14, 15, 17a, 17b for repetitive avalanche information
- © Specifications refer to single MosFET.

International IOR Rectifier

100 VGS 15V 12V 10V ID, Drain-to-Source Current (A) 9.0V 8.0V 10 6.0V 1 0.1 ≤ 60µs PULSE WIDTI Tj = 25°C 0.01 0.1 10 100 V_{DS} , Drain-to-Source Voltage (V)

Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs.Drain-to-Source Voltage www.irf.com

IRFI4019HG-117P




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs.Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage





Fig 9. Maximum Drain Current vs. Case Temperature



International

Fig 8. Maximum Safe Operating Area




Fig 10. Threshold Voltage vs. Temperature





Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

International IOR Rectifier $\mathsf{R}_{\mathsf{DS}}(\mathsf{on}),\;\mathsf{Drain}\text{-to}$ -Source On Resistance $(\!\Omega\!)$ 0.5 $I_{D} = 5.2A$ 0.4 0.3 0.2 T_{J} = 125°C 0.1 $T_J = 25^{\circ}C$ 0.0 7 6 8 9 10



 V_{GS} , Gate-to-Source Voltage (V)

IRFI4019HG-117P




Fig 13. Maximum Avalanche Energy Vs. Drain Current




Fig 14. Diode Reverse Recovery Test Circuit for HEXFET® Power MOSFETs

www.irf.com 5




Fig 15a. Unclamped Inductive Test Circuit




Fig 15b. Unclamped Inductive Waveforms




Fig 16a. Switching Time Test Circuit




Fig 16b. Switching Time Waveforms




Fig 17a. Gate Charge Test Circuit





Fig 17b Gate Charge Waveform

TO-220 Full-Pak 5-Pin Package Outline, Lead-Form Option 117


(Dimensions are shown in millimeters (inches))



TO-220 Full-Pak 5-Pin Part Marking Information

EXAMPLE: THIS IS AN IRFI4019HG-117P

www.irf.com



TO-220AB Full-Pak 5-Pin package is not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Data and specifications subject to change without notice.

This product has been designed and qualified for the Consumer market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 10/2009

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.