

# AON7140

# 40V N-Channel MOSFET

# **General Description**

- Trench Power MV MOSFET technology
- Low R<sub>DS(ON)</sub>
- Low Gate Charge

# **Product Summary**

 $\begin{array}{lll} V_{DS} & 40V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 148A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 2.3 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5V) & < 3.5 m\Omega \end{array}$ 


# Applications


- Synchronous Rectification for AC-DC/DC-DC converter
- Motor drive for 12V-24V systems
- Oring switches


100% UIS Tested 100% Rg Tested



## DFN 3.3x3.3







Orderable Part Number	Package Type	Form	Minimum Order Quantity
AON7140	DFN 3.3x3.3	Tape & Reel	3000

Parameter		Symbol	Maximum	Units	
Drain-Source Voltag	е	V <sub>DS</sub>	40	V	
Gate-Source Voltage		$V_{GS}$	±20	V	
Continuous Drain	T <sub>C</sub> =25°C	1	148		
Current	T <sub>C</sub> =100°C	I <sub>D</sub>	93	A	
Pulsed Drain Current <sup>Ċ</sup>		I <sub>DM</sub>	550		
Continuous Drain	T <sub>A</sub> =25°C	1	31.5	А	
Current	T <sub>A</sub> =70°C	IDSM	25.5	A	
Avalanche Current <sup>C</sup>		I <sub>AS</sub>	30	A	
Avalanche energy	L=0.3mH <sup>C</sup>	E <sub>AS</sub>	135	mJ	
V <sub>DS</sub> Spike <sup>I</sup>	10µs	V <sub>SPIKE</sub>	48	V	
	T <sub>C</sub> =25°C		89	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C	$-P_{D}$	35	VV	
	T <sub>A</sub> =25°C	В	4.1	W	
Power Dissipation A	T <sub>A</sub> =70°C	P <sub>DSM</sub>	2.6	vv	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol	Тур Мах		Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	25	30	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	50	60	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$		1.4	°C/W	



## Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC	PARAMETERS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V		40			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS}$ =40V, $V_{GS}$ =0V				1	μA
ibss	Zero Gate Voltage Drain Gurrent		T <sub>J</sub> =55°C			5	μΛ
$I_{GSS}$	Gate-Body leakage current	$V_{DS}=0V$ , $V_{GS}=\pm20V$				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$		1.4	1.85	2.4	V
		$V_{GS}$ =10V, $I_D$ =20A			1.9	2.3	mΩ
$R_{DS(ON)}$	Static Drain-Source On-Resistance		T <sub>J</sub> =125°C		3.0	3.7	
		$V_{GS}$ =4.5V, $I_D$ =20A			2.7	3.5	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DS}=5V$ , $I_{D}=20A$	$V_{DS}$ =5V, $I_D$ =20A		100		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V			0.67	1	V
Is	Maximum Body-Diode Continuous Current					100	Α
DYNAMI	CPARAMETERS						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =20V, f=1MHz			3350		pF
Coss	Output Capacitance				580		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				65		pF
$R_g$	Gate resistance	f=1MHz		0.4	0.85	1.3	Ω
SWITCH	NG PARAMETERS						
<b>Q</b> <sub>g</sub> (10V)	Total Gate Charge				42	60	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge	\/10\/_\/20\/_\	V <sub>GS</sub> =10V, V <sub>DS</sub> =20V, I <sub>D</sub> =20A		18	26	nC
$Q_{gs}$	Gate Source Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =20V, I <sub>D</sub> =20A			11.5		nC
$Q_{gd}$	Gate Drain Charge				3.5		nC
t <sub>D(on)</sub>	Turn-On DelayTime				9		ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =20V, $R_L$ =1.0 $\Omega$ , $R_{GEN}$ =3 $\Omega$			3.5		ns
t <sub>D(off)</sub>	Turn-Off DelayTime				34		ns
t <sub>f</sub>	Turn-Off Fall Time				3		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, di/dt=500A/μ	I <sub>F</sub> =20A, di/dt=500A/μs		16		ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	l <sub>F</sub> =20A, di/dt=500A/μ	S	_	42		nC

A. The value of R<sub>0,JA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> =25° C. The Power dissipation P<sub>DSM</sub> is based on R <sub>8JA</sub> ≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(MAX)}$ =150° C. D. The  $R_{nJA}$  is the sum of the thermal impedance from junction to case  $R_{nJC}$  and case to ambient. E. The static characteristics in Figures 1 to 6 are obtained using <300 $\mu$ s pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating.


G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.

I. The spike duty cycle 5% max, limited by junction temperature  $\rm T_{J(MAX)}\!\!=\!\!125^{\circ}\,$  C.



## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





10

0

0


 $\rm I_D$  (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

20


25

30


15




V<sub>GS</sub> (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V<sub>GS</sub> (Volts) Figure 2: Transfer Characteristics (Note E)




Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)



V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)




## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS








T<sub>CASE</sub> (° C)
Figure 13: Current De-rating (Note F)



Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

