

# **MOSFET** - POWERTRENCH® N-Channel

80 V, 300 A, 1.4 m $\Omega$ 

# FDBL86361-F085AW

#### **Features**

- Typical  $R_{DS(on)} = 1.1 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 80 \text{ A}$
- Typical  $Q_{g(tot)} = 172 \text{ nC}$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 80 \text{ A}$
- UIS Capability
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

# **Applications**


- Automotive Engine Control
- PowerTrain Management
- Solenoid and Motor Drivers
- Integrated Starter/Alternator
- Primary Switch for 12 V Systems

#### MOSFET MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V <sub>DSS</sub>	Drain-to-Source Voltage	80	V
V <sub>GS</sub>	Gate-to-Source Voltage	±20	V
I <sub>D</sub>	Drain Current – Continuous (V <sub>GS</sub> = 10), T <sub>C</sub> = 25°C (Note 1)	300	Α
	Pulsed Drain Current, T <sub>C</sub> = 25°C	See Figure 4	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 2)	820	mJ
P <sub>D</sub>	Power Dissipation	429	W
	Derate Above 25°C	2.86	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to +175	°C
$R_{ heta JC}$	Thermal Resistance, Junction to Case	0.35	°C/W
$R_{ hetaJA}$	Maximum Thermal Resistance, Junction to Ambient (Note 3)	43	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Current is limited by bondwire configuration.
- 2. Starting  $T_J$  = 25°C,  $\dot{L}$  = 0.4 mH,  $I_{AS}$  = 64 A,  $V_{DD}$  = 40 V during inductor charging and  $V_{DD}$  = 0 V during time in avalanche.
- 3.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design, while  $R_{\theta JA}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2oz copper.



N-Channel



H-PSOF8L CASE 100BQ

#### **MARKING DIAGRAM**



&Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code FDBL86361 = Specific Device Code

#### **ORDERING INFORMATION**

Device	Top Mark	Package	Shipping <sup>†</sup>
FDBL86361 -F085AW	FDBL86361	H-PSOF8L	2000 Units/ Tape&Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
OFF CHARAC	CTERISTICS	•		_	•	-	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	$I_D = 250 \mu A, V_G$	<sub>S</sub> = 0 V	80	_	_	V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	$V_{DS} = 80 \text{ V}, \ V_{GS} = 0 \text{ V}$ $T_{J} = 25^{\circ}\text{C}$ $T_{J} = 175^{\circ}\text{C} \text{ (Note)}$	T <sub>J</sub> = 25°C	_	-	1	μΑ
			T <sub>J</sub> = 175°C (Note 4)	-	-	1	mA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>GS</sub> = ±20 V		-	-	±100	nA
ON CHARACT	TERISTICS						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$		2.0	3.0	4.0	V
R <sub>DS(on)</sub>	Drain to Source on Resistance	I <sub>D</sub> = 80 A,	T <sub>J</sub> = 25°C	-	1.1	1.4	mΩ
		V <sub>GS</sub> = 10 V	T <sub>J</sub> = 175°C (Note 4)	_	2.4	3.1	mΩ
DYNAMIC CH	ARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V, f = 1 MHz		_	12800	_	pF
C <sub>oss</sub>	Output Capacitance			_	1925	_	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			_	139	_	pF
$R_g$	Gate Resistance			_	2.7	_	Ω
Q <sub>g(ToT)</sub>	Total Gate Charge at 10 V	$V_{GS} = 0 \text{ to } 10 \text{ V}$ $V_{DD} = 64 \text{ V}$ $I_{D} = 80 \text{ A}$		_	172	188	nC
Q <sub>g(th)</sub>	Threshold Gate Charge			_	23	27	nC
$Q_{gs}$	Gate-to-Source Gate Charge			_	51	-	nC
$Q_{gd}$	Gate-to-Drain "Miller" Charge			_	34	_	nC
SWITCHING (	CHARACTERISTICS						
t <sub>on</sub>	Turn-On Time	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 80 A,		_	-	128	ns
t <sub>d(on)</sub>	Turn-On Delay	$V_{GS}$ = 10 V, $R_{GI}$	EN = ρ 75	_	42	-	ns
t <sub>r</sub>	Rise Time			_	73	-	ns
t <sub>d(off)</sub>	Turn-Off Delay			_	87	-	ns
t <sub>f</sub>	Fall Time			_	48	_	ns
$t_{\rm off}$	Turn-Off Time			_	-	193	ns
DRAIN-SOUF	RCE DIODE CHARACTERISTIC						
$V_{SD}$	Source-to-Drain Diode Voltage	$I_{SD} = 80 \text{ A}, V_{GS} = 0 \text{ V}$		-	-	1.25	V
		I <sub>SD</sub> = 40 A, V <sub>GS</sub>	; = 0 V	_	-	1.2	V
t <sub>rr</sub>	Reverse-Recovery Time	$I_F = 80 \text{ A}, dI_{SD}/dt = 100 \text{ A}/\mu\text{s}, \\ V_{DD} = 64 \text{ V}$		_	117	136	ns
Q <sub>rr</sub>	Reverse-Recovery Charge			_	205	269	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. The maximum value is specified by design at T<sub>J</sub> = 175°C. Product is not tested to this condition in production.

#### **TYPICAL CHARACTERISTICS**



400 Current limited V<sub>GS</sub> = 10 V by package Current limited 300 ID, Drain Current [A] by silicon 200 100 0 25 50 100 125 150 175 200 T<sub>C</sub>, Case Temperature [°C]

Figure 1. Normalized Power Dissipation vs. Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

#### TYPICAL CHARACTERISTICS (continued)




Figure 5. Forward Bias Safe Operating Area




Figure 7. Transfer Characteristics





Figure 9. Saturation Characteristics



Refer to ON Semiconductor Application Notes AN7514 and AN7515.

Figure 6. Unclamped Inductive Switching Capability




Figure 8. Forward Diode Characteristics




Figure 10. Saturation Characteristics

#### TYPICAL CHARACTERISTICS (continued)




Figure 11. R<sub>DSON</sub> vs. Gate Voltage




Figure 12. Normalized R<sub>DSON</sub> vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 15. Capacitance vs. Drain to Source Voltage





Figure 16. Gate Charge vs. Gate to Source Voltage

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

#### **PACKAGE DIMENSIONS**

#### H-PSOF8L 9.90x10.38x2.30

CASE 100BQ **ISSUE O** 



BOTTOM VIEW

# Α1 1.20 PITCH RECOMMENDED

MOUNTING FOOTPRINT\*

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

#### NDTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS 3. DIMENSION IS APPLIES TO PLATE TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
  4. PROFILE TOLERANCE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
  5. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
  6. SEATING PLANE IS DEFINED BY THE TERMINALS. AI IS DEFINED BY THE TERMINALS. AI IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
  7. A VISUAL INDICATOR FOR PIN 1 MUST BE LOCATED IN THIS AREA.

	MILLIMETERS		
DIM	MIN.	N□M.	MAX.
Α	2.20		2.40
b	0.70		0.90
b1	9.70		9.90
b2	0.42		0.50
C	0.40		0.60
D	10.28		10.58
D2	3.10	3.30	3.50
Ε	9.70	9.90	10.10
E1	7.90	8.10	8.30
е	1.20 BSC		
Н	11.48	11.68	11.880
H1	6.75	6.95	7.15
N	8		
J	3.00	3.15	3.30
K1	3.98	4.18	4.38
L	1.40	1.60	1.80
L1	0.60	0.70	0.80
L2	0.50	0.60	0.70
L4	1.00	1.15	1.30
θ	4*	7*	10°

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

Technical Library: www.onsemi.com/design/resources/technical-documentation

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales