

OptiMOS[™]3 Power-Transistor


Features

- Optimized for dc-dc conversion
- N-channel, normal level
- Excellent gate charge x R DS(on) product (FOM)
- Low on-resistance R_{DS(on)}
- 150 °C operating temperature
- Pb-free lead plating; RoHS compliant
- Qualified according to JEDEC¹⁾ for target application
- Halogen-free according to IEC61249-2-21





Туре	Package	Marking	
BSZ520N15NS3 G	PG-TSDSON-8	520N15N	



Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	I _D	T _C =25 °C	21	А
		T _C =100 °C	14	
Pulsed drain current ²⁾	I _{D,pulse}	T _C =25 °C	84	
Avalanche energy, single pulse	E _{AS}	$I_{\rm D}$ =18 A, $R_{\rm GS}$ =25 Ω	60	mJ
Gate source voltage	V _{GS}		±20	V
Power dissipation	P_{tot}	T _C =25 °C	57	w
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 150	°C
IEC climatic category: DIN IEC 68-1			55/150/56	

¹⁾J-STD20 and JESD22

Product Summary

V _{DS}	150	٧
R _{DS(on),max}	52	mΩ
ID	21	Α

PG-TSDSON-8





²⁾ see figure 3



BSZ520N15NS3 G

Parameter	Symbol	Conditions	Values		Unit	
			min.	typ.	max.	
Thermal characteristics						
Thermal resistance, junction - case	R_{thJC}		-	-	2.2	K/W
Thermal resistance, junction - ambient	R_{thJA}	6 cm ² cooling area ³⁾	-	-	60	

Electrical characteristics, at $T_{\rm j}$ =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	akdown voltage $V_{(BR)DSS}$ V_{GS} =0 V, I_D =1 I		150	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 35 \mu {\rm A}$	2	3	4	
Zero gate voltage drain current	I _{DSS}	$V_{\rm DS}$ =120 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C	-	0.1	1	μA
		V _{DS} =120 V, V _{GS} =0 V, T _j =125 °C	-	10	100	
Gate-source leakage current	I _{GSS}	V _{GS} =20 V, V _{DS} =0 V	-	1	100	nA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =10 V, I _D =18 A	1	42	52	mΩ
		$V_{\rm GS}$ =8 V, $I_{\rm D}$ =9 A	-	42	52	
Gate resistance	R _G	V _{GS} =8 V, I _D =9 A	-	2.1	52 -	Ω

 $^{^{3)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.



Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Dynamic characteristics						
Input capacitance	Ciss		-	670	890	pF
Output capacitance	Coss	V _{GS} =0 V, V _{DS} =75 V, f=1 MHz	-	80	-]
Reverse transfer capacitance	C _{rss}		-	3.4	-	1
Turn-on delay time	$t_{d(on)}$		-	7	-	ns
Rise time	t _r	V _{DD} =75 V, V _{GS} =10 V,	-	5	-	
Turn-off delay time	$t_{d(off)}$	$I_{\rm D}$ =9 A, $R_{\rm G}$ =1.6 Ω	-	10	-	
Fall time	t_{f}		-	3	-	
Gate Charge Characteristics ⁴⁾						
Gate to source charge	Q _{gs}		-	3.5	-	nC
Gate to drain charge	Q _{gd}		1	1.5	-	
Switching charge	Q sw	V _{DD} =75 V, I _D =9 A, V _{GS} =0 to 10 V	1	3	-	
Gate charge total	Qg		1	8.7	12	
Gate plateau voltage	V _{plateau}		-	5.2	-	V
Output charge	Q _{oss}	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =0 V	-	22	29	nC
Reverse Diode						
Diode continous forward current	Is	T =25 °C	-	-	21	А
Diode pulse current	I _{S,pulse}	- T _C =25 °C	-	-	84]
Diode forward voltage	V _{SD}	V _{GS} =0 V, I _F =21 A, T _j =25 °C	-	0.9	1.2	V
Reverse recovery time	t _{rr}	V _R =75 V, I _F =9 A,	-	66	-	ns
Reverse recovery charge	Q _{rr}	d <i>i_F</i> /d <i>t</i> =100 A/μs	-	226	-	nC

 $^{^{}m 4)}$ See figure 16 for gate charge parameter definition



1 Power dissipation

P_{tot} =f(T_{C})

50 40 20 10

80


*T*_C [°C]

120

160

2 Drain current

$$I_{D}$$
=f(T_{C}); V_{GS} \geq 10 V




3 Safe operating area

$$I_D$$
=f(V_{DS}); T_C =25 °C; D =0

40


parameter: t_p



4 Max. transient thermal impedance

$$Z_{\rm thJC}$$
=f($t_{\rm p}$)

parameter: $D = t_p/T$






5 Typ. output characteristics

 $I_D=f(V_{DS}); T_j=25 °C$


parameter: $V_{\rm GS}$



6 Typ. drain-source on resistance

 $R_{DS(on)}$ =f(I_D); T_j =25 °C


parameter: V_{GS}



7 Typ. transfer characteristics


 I_{D} =f(V_{GS}); $|V_{DS}|$ >2 $|I_{D}|R_{DS(on)max}$

parameter: T_j



8 Typ. forward transconductance

 g_{fs} =f(I_D); T_j =25 °C






9 Drain-source on-state resistance

 $R_{DS(on)} = f(T_j); I_D = 18 A; V_{GS} = 10 V$

140 120 100 100 100 98 % 40 20 -60 -20 20 60 100 140 180 T_j [°C]


10 Typ. gate threshold voltage

 $V_{\text{GS(th)}}$ =f(T_{j}); V_{GS} = V_{DS} parameter: I_{D}



11 Typ. capacitances


 $C=f(V_{DS}); V_{GS}=0 V; f=1 MHz$



 $V_{\rm DS}\,[{
m V}]$

12 Forward characteristics of reverse diode

 $I_{\text{F}} = f(V_{\text{SD}})$ parameter: T_{j}






13 Avalanche characteristics

 I_{AS} =f(t_{AV}); R_{GS} =25 Ω


parameter: $T_{j(start)}$



14 Typ. gate charge


 $V_{\rm GS}$ =f(Q_{gate}); $I_{\rm D}$ =9 A pulsed

parameter: $V_{\rm DD}$




15 Drain-source breakdown voltage

 $V_{BR(DSS)}$ =f(T_j); I_D =1 mA





16 Gate charge waveforms







Package Outline: PG-TDSON-8










DIM	MILLIM	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	0.90	1.10	0.035	0.043	
b	0.24	0.44	0.009	0.017	
ь1	0.10	0.30	0.004	0.012	
b2	0.20	0.44	0.008	0.017	
D=D1	3.20	3.40	0.126	0.134	
D2	2.15	2.45	0.085	0.096	
E	3.20	3.40	0.126	0.134	
E4	1.60	1.81	0.063	0.071	
E5	0.59	0.86	0.023	0.034	
е	0.65		0.026		
N		8		8	
L	0.30	0.56	0.012	0.022	
L1	0.33	0.60	0.013	0.024	
aaa	0.2	25	0.010		
F1	3.8	30	0.1	150	
F2	2.2	29	0.0	090	
F3	0.31		0.012		
F4	0.34		0.013		
F5	0.65		0.026		
F6	0.80		0.031		
F7	2.36		0.093		





Published by Infineon Technologies AG 81726 Munich, Germany © 2009 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.