



N-channel 40 V, 0.85 m Ω typ., 120 A STripFET F7 Power MOSFET in a PowerFLAT 5x6 package



PowerFLAT™ 5x6



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STL260N4LF7	40 V	1.1 mΩ	120 A

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- · High avalanche ruggedness

Applications

· Switching applications

Description

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



Product status link

STL260N4LF7

Product summary				
Order code	STL260N4LF7			
Marking	260N4LF7			
Package	PowerFLAT 5x6			
Packing	Tape and reel			



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	40	V
V_{GS}	Gate-source voltage	20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	120	А
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	120	А
I _{DM} ^{(2) (1)}	Drain current (pulsed)	480	А
I _D (3)	Drain current (continuous) at T _{pcb} = 25 °C	50	А
I _D (3)	Drain current (continuous) at T _{pcb} = 100 °C	35	А
I _{DM} ^{(2) (3)}	Drain current (pulsed)		А
P _{TOT} (1)	Total power dissipation at T _C = 25 °C	188	W
P _{TOT} (3)	Total power dissipation at T _{pcb} = 25 °C	4.8	W
T _{stg}	Storage temperature range	-55 to 175	°C
Tj	Operating junction temperature range	-55 (0 175	C

- 1. This value is rated according to $R_{\it thj-case}$ and limited by package
- 2. Pulse width limited by safe operating area
- 3. This value is rated according to $R_{thj-pcb}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	8.0	°C/W
R _{thj-pcb} (1)	Thermal resistance junction-pcb	31.3	°C/W

1. When mounted on FR-4 board of 1 inch², 2 oz Cu

DS11156 - Rev 5 page 2/15



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified

Table 3. On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 250 μA	40			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 40 V			1	μA
I _{GSS}	Gate body leakage current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 250 μA	1.2		2.5	V
D ·	Static drain-source	V _{GS} = 10 V, I _D = 25 A		0.85	1.1	mΩ
R _{DS(on)}	on-resistance	V _{GS} = 4.5 V, I _D = 25 A		1.2	1.4	mΩ

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V		6000	-	pF
C _{oss}	Output capacitance			1700	-	pF
C _{rss}	Reverse transfer capacitance		-	170	-	pF
Qg	Total gate charge			42	-	nC
Q _{gs}	Gate-source charge	V _{DD} = 20 V, I _D = 50 A, V _{GS} = 0 to 4.5 V (see Figure 14. Test circuit for gate charge behavior)	-	16	-	nC
Q _{gd}	Gate-drain charge	(coo		14	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 20 V, I_{D} = 25 A, R_{G} = 4.7 Ω , V_{GS} = 10 V	-	21	-	ns
t _r	Rise time		-	14	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times and Figure 18. Switching time waveform)		74	-	ns
t _f	Fall time			23	-	ns

DS11156 - Rev 5 page 3/15



Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 50 A, V _{GS} = 0 V	-		1	V
t _{rr}	Reverse recovery time	(see Figure 45. Test sireuit for industries lead quitching and	-	71		ns
Q _{rr}	Reverse recovery charge	(see Figure 15. Test circuit for inductive load switching and diode recovery times) In = 50 A, di/dt = 100 A/us, V _{DD} = 32 V.	-	100		nC
I _{RRM}	Reverse recovery current	I _D = 50 A, α//αι = 100 A/μs, ν _{DD} = 32 ν,		2.8		А


^{1.} Pulsed: pulse duration = 300 μ s, duty cycle 1.5%


DS11156 - Rev 5 page 4/15





2.1 Electrical characteristics (curves)














DS11156 - Rev 5 page 5/15



Figure 7. Capacitance variations

C GADG110620191139CVR

(pF)

104

C CISS

C COSS

102

101


10-1


100

101

Vos (V)

Figure 9. Normalized $V_{(BR)DSS}$ vs temperature $V_{(BR)DSS}$ (norm.) GADG110620191141BDV $I_D = 2 \text{ mA}$ $I_{00} = 2 \text{ m$





DS11156 - Rev 5 page 6/15



3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS11156 - Rev 5 page 7/15



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

DS11156 - Rev 5 page 8/15



4.1 PowerFLAT™ 5x6 type C package information

Figure 18. PowerFLAT™ 5x6 type C package outline



8231817_typeC_Rev18

DS11156 - Rev 5 page 9/15



Table 7. PowerFLAT™ 5x6 type C package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°

DS11156 - Rev 5 page 10/15



0.65 (x4) -1.27 -3.81

Figure 19. PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)


8231817_FOOTPRINT_simp_Rev_18

DS11156 - Rev 5 page 11/15



4.2 PowerFLAT 5x6 packing information

Figure 20. PowerFLAT 5x6 tape (dimensions are in mm)




Ao	6.30 +/- 0.1
Во	5.30 +/- 0.1
Ko	1.20 +/- 0.1
F	5.50 +/- 0.1
P1	8.00 +/- 0.1
w	12.00 +/- 0.3

- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ±0.20.
- (III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs All dimensions are in millimeters

8234350_Tape_rev_C

Figure 21. PowerFLAT 5x6 package orientation in carrier tape



DS11156 - Rev 5 page 12/15



PART NO.

R25.00

R25.00

R25.00

R1.10

R21.10

R1.10

R21.20

R1.10

R22.1.2

R1.10

R22.1.2

R1.10

R23.00

R1.10

R25.00

R1.10

R25.00

All dimensions are in millimeters

Figure 22. PowerFLAT 5x6 reel

8234350_Reel_rev_C

DS11156 - Rev 5 page 13/15



Revision history

Table 8. Document revision history

Date	Revision	Changes
25-Aug-2015	1	First release.
01-Oct-2015	2	Updated section electrical characteristics.
01 000 2010		Minor text changes.
		Updated title.
08-Feb-2016	3	Updated Table 2: "Absolute maximum ratings", Table 5: "Dynamic" and Table 6: "Switching times".
		Minor text changes.
		Modified: Table 4: "On/off-state", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source-drain diode"
13-May-2016	4	Updated Section 4: "Package information"
		Added: Section 2.1: "Electrical characteristics (curves)"
		Minor text changes
		Removed maturity status indication from cover page. The document status is production data.
04-Jul-2019	5	Updated Section 1 Electrical ratings, Section 2 Electrical characteristics and Section 2.1 Electrical characteristics (curves).
		Minor text changes

DS11156 - Rev 5 page 14/15



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS11156 - Rev 5 page 15/15