

# AON7230 100V N-Channel MOSFET

## **General Description**

- Trench Power MV MOSFET technology
- Low R<sub>DS(ON)</sub>
- Low Gate Charge
- Logic level driven

## **Product Summary**


 $\begin{array}{ll} V_{DS} & 100V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 47A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 11.5 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5V) & < 15.5 m\Omega \end{array}$ 


# **Applications**


- Synchronous Rectification in DC/DC and AC/DC Converters
- Synchronous Rectification in cell phone Quick Charger

100% UIS Tested 100% Rg Tested









Orderable Part Number Package Type		Form	Minimum Order Quantity
AON7230	DFN 3.3x3.3	Tape & Reel	3000

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	100	V	
Gate-Source Voltage		$V_{GS}$	±20	V	
Continuous Drain	T <sub>C</sub> =25°C	1	47		
Current	T <sub>C</sub> =100°C	I <sub>D</sub>	30	Α	
Pulsed Drain Current C		I <sub>DM</sub>	125		
Continuous Drain	T <sub>A</sub> =25°C	1.	13	А	
Current	T <sub>A</sub> =70°C	IDSM	10		
Avalanche Current <sup>C</sup>	•	I <sub>AS</sub>	33	A	
Avalanche energy	L=0.1mH	E <sub>AS</sub>	54	mJ	
V <sub>DS</sub> Spike	10µs	V <sub>SPIKE</sub>	120	V	
	T <sub>C</sub> =25°C	D	54	W	
Power Dissipation B	T <sub>C</sub> =100°C	P <sub>D</sub>	21	VV	
	T <sub>A</sub> =25°C	В	4.1	W	
Power Dissipation <sup>A</sup>	T <sub>A</sub> =70°C	P <sub>DSM</sub>	2.6	VV	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	$ R_{\theta JA}$	25	30	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	ТФЈА	50	60	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	1.8	2.3	°C/W	



# Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC I	PARAMETERS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		100			V
I Zoro Cata Voltago Dro	Zero Gate Voltage Drain Current	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V				1	μA
I <sub>DSS</sub>	Zero Gate Voltage Drain Gurrent		T <sub>J</sub> =55°C			5	
$I_{GSS}$	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$		1.5	1.95	2.5	V
		$V_{GS}$ =10V, $I_D$ =13A			9.5	11.5	mΩ
$R_{DS(ON)}$	Static Drain-Source On-Resistance		T <sub>J</sub> =125°C		18	22	
		$V_{GS}$ =4.5V, $I_D$ =11A			12	15.5	mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =13A			55		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V			0.7	1	V
Is	Maximum Body-Diode Continuous Cur	rrent				47	Α
DYNAMIC	CPARAMETERS						
C <sub>iss</sub>	Input Capacitance				2320		pF
C <sub>oss</sub>	Output Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =50V, f=	:1MHz		175		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	7			11		pF
$R_g$	Gate resistance	f=1MHz		0.7	1.4	2.1	Ω
SWITCH	NG PARAMETERS	•	•		•	•	•
Q <sub>g</sub> (10V)	Total Gate Charge				30	45	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge	\/ =10\/ \/ =50\/	-13/		13	21	nC
$Q_{gs}$	Gate Source Charge	-V <sub>GS</sub> =10V, V <sub>DS</sub> =50V, I <sub>D</sub> =13A			7		nC
$Q_{gd}$	Gate Drain Charge				3		nC
$t_{D(on)}$	Turn-On DelayTime				8		ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =50V, $R_L$ =3.85 $\Omega$ , $R_{GEN}$ =3 $\Omega$			4		ns
t <sub>D(off)</sub>	Turn-Off DelayTime				27		ns
t <sub>f</sub>	Turn-Off Fall Time				5		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =13A, di/dt=500A/μs			25		ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	e I <sub>F</sub> =13A, di/dt=500A/μ	S		120		nC

A. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25° C. The Power 

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED, AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

the user's specific board design.

B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(MAX)}$ =150° C. D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}$ =150 $^{\circ}\,$  C. The SOA curve provides a single pulse rating.


G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with  $T_A$ =25° C.




### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







 $\label{eq:local_local} \textbf{I}_{\text{D}}\left(\textbf{A}\right)$  Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




V<sub>GS</sub> (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V<sub>GS</sub> (Volts) Figure 2: Transfer Characteristics (Note E)




Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature (Note E)



V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)




### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS








Figure 12: Power De-rating (Note F)

T<sub>CASE</sub> (° C)
Figure 13: Current De-rating (Note F)



Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

