


## Automotive-grade N-channel 650 V, 0.058 Ω typ., 48 A, MDmesh™ DM2 Power MOSFET in a TO-247 package



TO-247



NG1D2S3Z

#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>
STW58N65DM2AG	650 V	0.065 Ω	48 A	360 W

- AEC-Q101 qualified
- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- · Zener-protected

#### **Applications**

· Switching applications

## **Description**

This high-voltage N-channel Power MOSFET is part of the MDmesh  $^{\text{TM}}$  DM2 fast-recovery diode series. It offers very low recovery charge ( $Q_{rr}$ ) and time ( $t_{rr}$ ) combined with low  $R_{DS(on)}$ , rendering it suitable for the most demanding high-efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Product status link
STW58N65DM2AG

Product summary			
Order code STW58N65DM2AG			
Marking	58N65DM2		
Package TO-247			
Packing	Tube		



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±25	V
I_	Drain current (continuous) at T <sub>case</sub> = 25 °C	48	Α
l <sub>D</sub>	Drain current (continuous) at T <sub>case</sub> = 100 °C	30	A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	150	Α
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	360	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	50	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness		V/IIS
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
TJ			

- 1. Pulse width is limited by safe operating area.
- 2.  $I_{SD} \le 48~A,~di/dt=800~A/\mu s,~V_{DS}~peak < V_{(BR)DSS},~V_{DD} = 80\%~V_{(BR)DSS}$
- 3.  $V_{DS} \le 520 \text{ V}$

Table 2. Thermal data

Symbol	Parameter Value		
R <sub>thj-case</sub>	Thermal resistance junction-case	0.35	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient 50		C/VV

**Table 3. Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub> <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	7	Α
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	1300	mJ

- 1. Pulse width is limited by  $T_{Jmax}$ .
- 2. Starting  $T_J = 25$  °C,  $I_D = I_{AR}$ ,  $V_{DD} = 50$  V

DS11265 - Rev 3 page 2/13



## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

**Table 4. Static** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V			10	
I <sub>DSS</sub>	I <sub>DSS</sub> Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V},$ $T_{case} = 125 ^{\circ}\text{C}^{(1)}$			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±5	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 24 A		0.058	0.065	Ω

<sup>1.</sup> Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	4100	-	
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	160	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	2.5	-	
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 520 V, V <sub>GS</sub> = 0 V	-	375	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	4.1	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 520 V, I <sub>D</sub> = 48 A,	-	88	-	
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	22	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	-	37	-	

<sup>1.</sup>  $C_{\rm oss~eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{\rm oss}$  when  $V_{\rm DS}$  increases from 0 to 80%  $V_{\rm DSS}$ 

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 325 V, I <sub>D</sub> = 24 A,	-	28	-	
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	31	-	
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times and	-	157	-	ns
t <sub>f</sub>	Fall time	Figure 18. Switching time waveform)	-	7.7	-	

DS11265 - Rev 3 page 3/13



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		48	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		150	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 48 A	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 48 A, di/dt = 100 A/μs,	-	135		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V	-	0.68		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	10		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 48 A, di/dt = 100 A/μs,	-	260		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V, T <sub>J</sub> = 150 °C	-	2.75		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	21		Α


<sup>1.</sup> Pulse width is limited by safe operating area.


DS11265 - Rev 3 page 4/13


<sup>2.</sup> Pulse test: pulse duration =  $300 \mu s$ , duty cycle 1.5%.





### 2.1 Electrical characteristics (curves)











DS11265 - Rev 3 page 5/13



Figure 7. Capacitance variations GIPG090915FQFBWCVR (pF) 10 4 C <sub>ISS</sub> 10<sup>3</sup> C oss 10<sup>2</sup> f = 1 MHz 10 1 C RSS 10 0  $\bar{V}_{DS}(V)$ 10 -1 10 º 10 <sup>1</sup> 10<sup>2</sup>

Figure 8. Normalized gate threshold voltage vs temperature  $V_{GS(th)}$  (norm.)  $I_D = 250 \ \mu A$  1.1 1.0 0.9 0.8 0.7 0.6 -75 -25 25 75 125  $T_j$  (°C)

Figure 9. Normalized on-resistance vs temperature

R DS(on) (norm.)

2.2

1.8


1.4


1.0


0.6

0.2

-75 -25 25 75 125 T (°C)







DS11265 - Rev 3 page 6/13



## 3 Test circuits

Figure 13. Test circuit for resistive load switching times




Figure 14. Test circuit for gate charge behavior




Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS11265 - Rev 3 page 7/13



# 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS11265 - Rev 3 page 8/13



# 4.1 TO-247 package information

Figure 19. TO-247 package outline



0075325\_9

DS11265 - Rev 3 page 9/13



Table 8. TO-247 package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
A	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40 0.80		0.80
D	19.85	19.85 20.15	
Е	15.45	15.45 15.75	
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50	4.50 5.50	
S	5.30	5.50	5.70

DS11265 - Rev 3 page 10/13



# **Revision history**

Table 9. Document revision history

Date	Version	Changes
09-Sep-2015	1	Initial release.
15-Sep-2015	2	In section Electrical characteristics (curves): - updated figure Safe operating area
	3	Removed maturity status indication from cover page. The document status is production data.
02-Jul-2018		Updated Table 1. Absolute maximum ratings and Table 7. Source-drain diode.
		Updated Figure 1. Safe operating area.
		Minor text changes

DS11265 - Rev 3 page 11/13



# **Contents**

1	Electrical ratings		2	
2	Electrical characteristics		3	
	2.1	Electrical characteristics (curves)	5	
3	Test	circuits	7	
4 Package information		8		
	4.1	TO-247 package information	8	
Rev	/ision	history	11	



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS11265 - Rev 3 page 13/13