

### SIC MOSFET

### CoolSiC™ MOSFET 650 V G2

Built on Infineon's robust 2<sup>nd</sup> generation Silicon Carbide trench technology, the 650 V CoolSiC™ MOSFET delivers unparalleled performance, superior reliability, and great ease of use. It enables cost effective, highly efficient, and simplified designs to fulfill the ever-growing system and market needs.

Q-DPAK

### **Features**

- Ultra-low switching losses
- Benchmark gate threshold voltage,  $V_{GS(th)} = 4.5 \text{ V}$
- Robust against parasitic turn-on even with 0 V turn-off gate voltage
- Flexible driving voltage and compatible with bipolar driving scheme
- Robust body diode operation under hard commutation events
- .XT interconnection technology for best-in-class thermal performance

### **Benefits**

- · Enables high efficiency and high power density designs
- Facilitates great ease of use and integration
- Provides the best price performance ratio compared to Industry's most ambitious roadmaps
- · Reduces the size, weight and bill of materials of the systems
- Enhances system robustness and reliability

### Potential applications

- SMPS
- Solar PV inverters
- · Energy storage and battery formation
- UPS
- EV charging infrastructure
- Motor drives

### **Product validation**

Fully qualified according to JEDEC for Industrial Applications


Please note: The source and driver source pins are not exchangeable. Their exchange might lead to malfunction.



Parameter	Value	Unit
$V_{\rm DSS}$ over full $T_{\rm j,range}$	650	V
$R_{\mathrm{DS(on),typ}}$	20	mΩ
$R_{\mathrm{DS(on),max}}$	24	mΩ
$Q_{G,typ}$	57	nC
I <sub>D,pulse</sub>	291	А
Q <sub>oss</sub> @ 400 V	108	nC
E <sub>oss</sub> @ 400 V	14.7	μJ

Part number	Package	Marking	Related links
IMDQ65R020M2H	PG-HDSOP-22	65R020M2	see Appendix A







### Public

# CoolSiC™ MOSFET 650 V G2 IMDQ65R020M2H



### Table of contents

Description	
Maximum ratings	
Thermal characteristics	
Operating range	
Electrical characteristics	6
Electrical characteristics diagrams	
Test circuits	
Package outlines	
Appendix A	
Revision history	
Trademarks	
Disclaimer	18



# 1 Maximum ratings

at  $T_i = 25$ °C, unless otherwise specified.

Note: for optimum lifetime and reliability, Infineon recommends operating conditions that do not exceed 80% of the maximum ratings stated in this datasheet.

Table 2 Maximum ratings

Parameter	Cymphal		Values		Linia	Nicke / Test condition	
raidilietei	Symbol	Min.	Тур.	Max.	Unit	Note / Test condition	
Continuous DC drain current 1)	I <sub>DDC</sub>	-	-	97 70	А	$T_c = 25$ °C $T_c = 100$ °C	
Peak drain current <sup>2)</sup>	I <sub>DM</sub>	-	-	291	А	$T_{\rm c}$ = 25°C, $V_{\rm GS}$ = 18 V	
Avalanche energy, single pulse	E <sub>AS</sub>	-	-	272	mJ	/ = 10.2 A 1/ = 50 V: soo table 11	
Avalanche energy, repetitive	E <sub>AR</sub>	-	-	1.36	mJ	I <sub>D</sub> = 10.2 A, V <sub>DD</sub> = 50 V; see table 11	
Avalanche current, single pulse	I <sub>AS</sub>	-	-	10.2	А	-	
MOSFET <i>dv/dt</i> ruggedness	dv/dt	-	-	200	V/ns	V <sub>DS</sub> = 0400 V	
Gate source voltage (static) 3)	$V_{GS}$	-7	-	23	V	-	
Gate source voltage (transient)	$V_{\rm GS}$	-10	-	25	V	t <sub>p</sub> ≤ 500 ns, duty cycle ≤ 1%	
Power dissipation	P <sub>tot</sub>	-	-	394	W	T <sub>c</sub> = 25°C	
Storage temperature	$T_{\rm stg}$	-55	-	150	°C		
Operating junction temperature	T <sub>j</sub>	-55	-	175	°C	-	
Mounting torque	-	-	-	n.a.	Ncm		
Continuous reverse drain current 1)	I <sub>SDC</sub>	-	-	97 67	А	$V_{GS} = 18 \text{ V}, T_c = 25^{\circ}\text{C}$ $V_{GS} = 0 \text{ V}, T_c = 25^{\circ}\text{C}$	
Peak reverse drain current <sup>2)</sup>	I <sub>SM</sub>	-	-	291 88	А	$T_{\rm c} = 25$ °C, $t_{\rm p} \le 250$ ns $T_{\rm c} = 25$ °C	
Insulation withstand voltage	V <sub>ISO</sub>	-	-	n.a.	V	$V_{\rm rms}$ , $T_{\rm c} = 25$ °C, $t = 1$ min	

<sup>1)</sup> Limited by  $T_{j,max}$ .

<sup>&</sup>lt;sup>2)</sup> Pulse width  $t_{\rm pulse}$  limited by  $T_{\rm j,max}$ .

<sup>3)</sup> The maximum gate-source voltage in the application design should be in accordance to IPC-9592B.



# 2 Thermal characteristics

### Table 3 Thermal characteristics

Dawa washa w	Symbol		Values		11	Note / Test condition
Parameter	Symbol	Min.	Тур.	Max.		
Thermal resistance, junction - case	$R_{th(j-c)}$	-	-	0.38	°C/W	Not subject to production test. Parameter verified by design/characterization according to JESD51-14.
Soldering temperature, reflow soldering allowed	$T_{\rm sold}$	-	-	260	°C	reflow MSL3



# 3 Operating range

### Table 4 Operating range

Parameter	Symbol		Values		Unit	Note / Test condition
raiailletei	Syllibor	Min.	Тур.	Max.	Oille	Note / Test condition
Recommended turn-on voltage	$V_{\rm GS(on)}$	-	18	-	V	
Recommended turn-off voltage	$V_{\rm GS(off)}$	-	0	-	V	-



### 4 Electrical characteristics

at  $T_i = 25$ °C, unless otherwise specified

Table 5 Static characteristics

Parameter	Symbol	Values			Linit	Nate / Test condition
raiailletei	Syllibot	Min.	Тур.	Max.		Note / Test condition
Drain-source voltage	$V_{\rm DSS}$	650	-	-	V	$V_{\rm GS} = 0 \text{ V}, I_{\rm D} = 0.95 \text{ mA}$
Gate threshold voltage <sup>4)</sup>	$V_{\rm GS(th)}$	3.5	4.5	5.6	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 9.5  \rm mA$
Zero gate voltage drain current	I <sub>DSS</sub>	-	1 3	75 -	μΑ	$V_{\rm DS} = 650 \text{ V}, V_{\rm GS} = 0 \text{ V}, T_{\rm j} = 25^{\circ}\text{C}$ $V_{\rm DS} = 650 \text{ V}, V_{\rm GS} = 0 \text{ V}, T_{\rm j} = 175^{\circ}\text{C}$
Gate-source leakage current	$I_{\rm GSS}$	-	-	100	nA	$V_{\rm GS} = 20  \text{V},  V_{\rm DS} = 0  \text{V}$
Drain-source on-state resistance	$R_{ m DS(on)}$	-	26 20 18 33	- 24 - -	mΩ	$V_{GS} = 15 \text{ V}, I_D = 46.9 \text{ A}, T_j = 25^{\circ}\text{C}$ $V_{GS} = 18 \text{ V}, I_D = 46.9 \text{ A}, T_j = 25^{\circ}\text{C}$ $V_{GS} = 20 \text{ V}, I_D = 46.9 \text{ A}, T_j = 25^{\circ}\text{C}$ $V_{GS} = 18 \text{ V}, I_D = 46.9 \text{ A}, T_j = 175^{\circ}\text{C}$
Internal gate resistance	$R_{G,int}$	-	2.5	-	Ω	f= 1 MHz

Tested after 1 ms pulse at  $V_{GS}$  = +20 V. "Linear mode" operation is not recommended. For assessment of potential "linear mode" operation, please contact Infineon sales office.

### Table 6 Dynamic characteristics

External parasitic elements (PCB layout) influence switching behavior significantly. Stray inductances and coupling capacitances must be minimized. For layout recommendations please use provided application notes or contact Infineon sales office.

Parameter	Symbol		Values			Nicto / Tost condition	
	Symbol	Min.	Тур.	Max.	Onit	Note / Test condition	
Input capacitance	C <sub>iss</sub>	-	2038	-	pF		
Reverse transfer capacitance	$C_{\rm rss}$	-	11.5	-	pF	$V_{GS} = 0 \text{ V}, V_{DS} = 400 \text{ V}, f = 250 \text{ kHz}$	
Output capacitance 5)	C <sub>oss</sub>	-	151	196	pF		
Output charge <sup>5)</sup>	$Q_{\rm oss}$	-	108	140	nC	calculation based on C <sub>oss</sub>	
Effective output capacitance, energy related <sup>6)</sup>	$C_{ m o(er)}$	-	183	-	pF	$V_{GS} = 0 \text{ V},$ $V_{DS} = 0400 \text{ V}$	
Effective output capacitance, time related <sup>7)</sup>	$C_{\rm o(tr)}$	-	271	-	pF	$I_{\rm D}$ = constant, $V_{\rm GS}$ = 0 V, $V_{\rm DS}$ = 0 400 V	
Turn-on delay time	$t_{\rm d(on)}$	-	10.3	-	ns		
Rise time	t <sub>r</sub>	-	12.0	-	ns	$V_{DD} = 400 \text{ V}, V_{GS} = 0/18 \text{ V},$	
Turn-off delay time	$t_{\sf d(off)}$	-	19	-	ns	$I_D$ = 46.9 A, $R_{G,ext}$ = 1.8 Ω; see table 10	
Fall time	$t_{\rm f}$	-	5.6	-	ns	See table 10	



### Table 6 Dynamic characteristics

External parasitic elements (PCB layout) influence switching behavior significantly. Stray inductances and coupling capacitances must be minimized. For layout recommendations please use provided application notes or contact Infineon sales office.

Parameter	Symbol	Values			Linit	Note / Test condition
	Symbol	Min.	Тур.	Max.	Unit	Note / Test condition
Turn-ON switching losses <sup>8)</sup>	E <sub>on</sub>	-	59	-	μJ	
Turn-OFF switching losses <sup>8)</sup>	E <sub>off</sub>	-	64	-	μJ	$V_{\rm DD} = 400 \text{ V}, V_{\rm GS} = 0/18 \text{ V},$ $I_{\rm D} = 46.9 \text{ A}, R_{\rm G,ext} = 1.8 \Omega$
Total switching losses <sup>8)</sup>	E <sub>tot</sub>	-	123	-	μJ	-D - G,ext = 10 = 1

<sup>5)</sup> Maximum specification is defined by calculated six sigma upper confidence bound.

Table 7 Gate charge characteristics

Parameter	Symbol		Values		Linit	Note / Test condition
	Syllibot	Min.	Тур.	Max.	Unit	Note / Test Condition
Plateau gate to source charge	$Q_{GS(pl)}$	-	15	-	nC	4001/ 4004
Gate to drain charge	$Q_{GD}$	-	10.7	-		$V_{DD} = 400 \text{ V}, I_{D} = 46.9 \text{ A},$ $V_{GS} = 0 \text{ to } 18 \text{ V}$
Total gate charge	$Q_{G}$	-	57	-	nC	V <sub>GS</sub> 0 to 10 v

#### Table 8 Reverse diode characteristics

Parameter	Symbol		Values			Note / Test condition
raiailletei	Syllibot	Min.	Тур.	Max.	Joint	Note / Test condition
Drain-source reverse voltage	$V_{\rm SD}$	-	4.3	-	V	$V_{GS} = 0 \text{ V}, I_S = 46.9 \text{ A}, T_j = 25^{\circ}\text{C}$
MOSFET forward recovery time	t <sub>fr</sub>	-	18 13.2	-	ns	$V_{DD} = 400 \text{ V}, I_{S} = 46.9 \text{ A},$ $di_{S}/dt = 1000 \text{ A/}\mu\text{s}; \text{ see table 9}$ $V_{DD} = 400 \text{ V}, I_{S} = 46.9 \text{ A},$ $di_{S}/dt = 4000 \text{ A/}\mu\text{s}; \text{ see table 9}$
MOSFET forward recovery charge <sup>9)</sup>	$Q_{\mathrm{fr}}$	-	110 184	-	nC	$V_{\rm DD} = 400 \text{V},  I_{\rm S} = 46.9 \text{A},$ $di_{\rm S}/dt = 1000 \text{A/\mu s};  \text{see table 9}$ $V_{\rm DD} = 400 \text{V},  I_{\rm S} = 46.9 \text{A},$ $di_{\rm S}/dt = 4000 \text{A/\mu s};  \text{see table 9}$
MOSFET peak forward recovery current	I <sub>frm</sub>	-	12.2 28	-	А	$V_{\rm DD} = 400 \text{V},  I_{\rm S} = 46.9 \text{A},$ $di_{\rm S}/dt = 1000 \text{A/\mu s};  \text{see table 9}$ $V_{\rm DD} = 400 \text{V},  I_{\rm S} = 46.9 \text{A},$ $di_{\rm S}/dt = 4000 \text{A/\mu s};  \text{see table 9}$

<sup>9)</sup>  $Q_{fr}$  includes  $Q_{oss}$ .


 $C_{o(er)}$  is a fixed capacitance that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 400 V.


<sup>7)</sup>  $C_{o(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 400 V.

<sup>&</sup>lt;sup>8)</sup> Values for 4-pin configuration based on TO-263-7 measurements; MOSFET used in half-bridge configuration without external diode.





# 5 Electrical characteristics diagrams





































### 6 Test circuits

Table 9 Body diode characteristics




Table 10 Switching times





Table 11 Unclamped inductive load





# 7 Package outlines




Figure 1 Outline PG-HDSOP-22, dimensions in mm






Figure 2 Footprint drawing PG-HDSOP-22, dimensions in mm






Figure 3 Packaging variant PG-HDSOP-22, dimensions in mm



# 8 Appendix A

### Table 12 Related links

- IFX CoolSiC CoolSiC™ MOSFET 650 V G2 Webpage
- IFX CoolSiC CoolSiC™ MOSFET 650 V G2 Application Note
- IFX CoolSiC CoolSiC™ MOSFET 650 V G2 Simulation Model
- IFX Design tools



### **Revision history**

IMDQ65R020M2H

#### Revision 2025-01-16, Rev. 2.1

#### Previous revisions

Revision	Date	Subjects (major changes since last revision)
2.0	2024-11-06	Release of final
2.1	2025-01-16	updated continuous reverse drain current

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2025 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www. infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.