


N-channel 600 V, 45 m Ω typ., 58 A MDmesh DM6 Power MOSFET in a TO-247 long leads package





Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STWA67N60DM6	600 V	54 mΩ	58 A

- · Fast-recovery body diode
- Lower R_{DS(on)} per area vs previous generation
- · Low gate charge, input capacitance and resistance
- 100% avalanche tested
- · Extremely high dv/dt ruggedness
- · Zener-protected

Applications

· Switching applications

Description

This high-voltage N-channel Power MOSFET is part of the MDmesh DM6 fast-recovery diode series. Compared with the previous MDmesh fast generation, DM6 combines very low recovery charge (Q_{rr}), recovery time (t_{rr}) and excellent improvement in $R_{DS(on)}$ per area with one of the most effective switching behaviors available in the market for the most demanding high-efficiency bridge topologies and ZVS phase-shift converters.



Product status link STWA67N60DM6

Product summary			
Order code STWA67N60DM6			
Marking	67N60DM6		
Package	TO-247 long leads		
Packing	Tube		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±25	V
I _D	Drain current (continuous) at T _C = 25 °C	58	Α
I _D	Drain current (continuous) at T _C = 100 °C	37	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	190	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	431	W
dv/dt (2)	Peak diode recovery voltage slope	100	V/ns
di/dt ⁽²⁾	Peak diode recovery current slope	1000	A/µs
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	V/ns
T _{STG}	Storage temperature range	-55 to 150	°C
TJ	Operating junction temperature range	-55 (0 150	

- 1. Pulse width limited by safe operating area.
- 2. $I_{SD} \le 50~A,~V_{DS}(peak) < V_{(BR)DSS},~V_{DD} = 400~V.$
- 3. $V_{DS} \le 480 \text{ V}.$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.29	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	9	Α
E _{AS}	Single pulse avalanche energy (starting T_j = 25 °C, I_D = I_{AR} ; V_{DD} = 50 V)	1000	mJ

DS12933 - Rev 4 page 2/12



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	600			V
		V _{GS} = 0 V, V _{DS} = 600 V			1	
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 600 V,			100	μA
		$T_C = 125 ^{\circ}C^{(1)}$			100	
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 250 μA	3.25	4	4.75	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 29 A		45	54	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 100 V, f = 1 MHz,	-	3400	-	
C _{oss}	Output capacitance	V _{GS} = 0 V	-	280	-	nE
C _{rss}	Reverse transfer capacitance	V _{GS} = 0 V	-	2	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 to 480 V, V _{GS} = 0 V	-	520	-	
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	1.5	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 52 A,	-	72.5	-	
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V (see Figure 14. Test circuit for gate	-	24.5	-	nC
Q _{gd}	Gate-drain charge	charge behavior).	-	28.5	-	

^{1.} $C_{\text{OSS eq}}$ is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 300 V,	-	24.5	-	ns
t _r	Rise time	$I_D = 23.75 \text{ A}, R_G = 4.7 \Omega,$	-	32	-	ns
t _{d(off)}	Turn-off delay time	V _{GS} = 10 V (see Figure 13. Test circuit for resistive load switching times and Figure 18. Switching time waveform)	-	87.5	-	ns
t _f	Fall time		-	8.6	-	ns

DS12933 - Rev 4 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		58	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		190	Α
V _{SD} (2)	Forward on voltage	V _{GS} = 0 V, I _{SD} = 58 A	_		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 47.5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	125	-	ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V	-	0.6	-	μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	9.6	-	Α
t _{rr}	Reverse recovery time	$I_{SD} = 47.5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	228	-	ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _J = 150 °C	-	2.34	-	μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	20.5	-	Α


^{1.} Pulse width is limited by safe operating area.


DS12933 - Rev 4 page 4/12


^{2.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%.





2.1 Electrical characteristics (curves)














DS12933 - Rev 4 page 5/12



10 -1

10 -1

10 0

C GADG131220191115CVR 10 4 C_{iss}

Figure 7. Typical capacitance characteristics

 10^{4} 10^{3} 10^{2} 10^{1} 1

Figure 8. Normalized gate threshold vs temperature




Figure 9. Normalized on-resistance vs temperature

10¹

10²

 $\overline{\mathsf{V}}_{\mathsf{DS}}\left(\mathsf{V}\right)$




Figure 10. Typical output capacitance stored energy




Figure 11. Normalized breakdown voltage vs temperature





Figure 12. Typical reverse diode forward characteristics



DS12933 - Rev 4 page 6/12



3 Test circuits

Figure 13. Test circuit for resistive load switching times

Figure 14. Test circuit for gate charge behavior

V_{GS}

D.U.T.

2200

μF

47 kΩ

AND1469/10

Figure 15. Test circuit for inductive load switching and diode recovery times

AM01468v1




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS12933 - Rev 4 page 7/12




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-247 long leads package information

Figure 19. TO-247 long leads package outline



8463846_3

DS12933 - Rev 4 page 8/12



Table 8. TO-247 long leads package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.26
b2			3.25
b3			2.25
С	0.59		0.66
D	20.90	21.00	21.10
E	15.70	15.80	15.90
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
е	5.34	5.44	5.54
L	19.80	19.92	20.10
L1			4.30
Р	3.50	3.60	3.70
Q	5.60		6.00
S	6.05	6.15	6.25
aaa		0.04	0.10

DS12933 - Rev 4 page 9/12



Revision history

Table 9. Document revision history

Date	Version	Changes
22-Feb-2019	1	First release.
19-Dec-2019	2	Updated Absolute maximum ratings, On/off states, Table 5. Dynamic characteristics and Table 7. Source-drain diode. Updated Section 2.1 Electrical characteristics curves. Minor text changes.
07-Jul-2020	3	Updated Table 1. Absolute maximum ratings.
04-Jun-2021	4	Modified Table 1. Absolute maximum ratings, Table 2. Thermal data, Table 4. On/off states and Table 7. Source-drain diode. Modified Figure 1. Safe operating area, Figure 2. Maximum transient thermal impedance, Figure 5. Typical drain-source on-resistance and Figure 12. Typical reverse diode forward characteristics.

DS12933 - Rev 4 page 10/12



Contents

1	Elec	trical ratings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	kage information	8
	4.1	TO-247 long leads package information	8
Rev	ision	history	10



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

DS12933 - Rev 4 page 12/12