


Automotive-grade N-channel 55 V, 6.5 m Ω typ., 80 A STripFET F3 Power MOSFET in a DPAK package

Features





	D(2, TAB) O
G(1)	
	S(3) O AM01475v1_noZen

Туре	V _{DS}	R _{DS(on)} max.	l _D	P _{TOT}
STD65N55F3	55 V	8.5 mΩ	80 A	110 W

- AEC-Q101 qualified
- 100% avalanche tested

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using STripFET™ F3 technology. It is designed to minimize on-resistance and gate charge to provide superior switching performance.

Product status	
STD65N55F3	

Product summary				
Order code	STD65N55F3			
Marking	65N55F3			
Package	DPAK			
Packing	Tape and reel			



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	55	V
V _{GS}	Gate-source voltage	±20	V
I_	Drain current (continuous) at T _C = 25 °C	80	Α
I _D	Drain current (continuous) at T _C = 100 °C	56	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	320	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	110	W
dv/dt ⁽²⁾	Peak diode recovery	11	V/ns
E _{AS} ⁽³⁾	Single pulse avalanche energy	390	mJ
Tj	Operating junction temperature range	FF to 47F	°C
T _{stg}	Storage temperature range	-55 to 175	

- 1. Pulse width is limited by safe operating area.
- 2. $I_{SD} \le 65A$, $di/dt \le 300~A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_j \le T_{jmax}$
- 3. Starting $T_j = 25$ °C, $I_D = 32$ A, $V_{DD} = 25$ V

Table 2. Thermal resistance

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.36	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	50	°C/W

1. When mounted on an 1- inch² FR-4 board, 2oz Cu.

DS5128 - Rev 5 page 2/17



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified

Table 3. Static characteristics

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 250 μA				V
l	Zero gate voltage drain	V _{GS} = 0 V, V _{DS} = 55 V			10	μA
DSS	current	V _{GS} = 0 V, V _{DS} = 55 V, T _C = 125 °C ⁽¹⁾			100	μA
I _{GSS}	Gate-body leakage current	V _{GS} = ±20 V, V _{DS} = 0 V			±200	nA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 250 μA	2		4	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 32 A		6.5	8.5	mΩ

^{1.} Defined by design, not subject to production test.

Table 4. Dynamic characteristics

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
C _{iss}	Input capacitance		-	2200		pF
C _{oss}	Output capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V	-	500		pF
C _{rss}	Reverse transfer capacitance		-	25		pF
Qg	Total gate charge	V _{DD} = 27 V, I _D = 65 A,	-	33.5	45	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	12.5		nC
Q _{gd}	Gate-drain charge	(see Figure 13. Test circuit for gate charge behavior)	-	9.5		nC

Table 5. Switching times

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 27 V, I _D = 32 A,	-	20	-	ns
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	50	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 12. Test circuit for resistive load	-	35	-	ns
t _f	Fall time	switching times and Figure 17. Switching time waveform)		11.5	-	ns

DS5128 - Rev 5 page 3/17



Table 6. Source-drain diode


Symbol	Parameter	Parameter Test conditions		Тур.	Max.	Unit
I _{SD}	Source-drain current				80	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)				320	Α
V _{SD}	Forward on voltage	I _{SD} = 65 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 65 A, di/dt = 100 A/μs,	-	47		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 25 V, T _j = 150 °C	-	87		nC
I _{RRM}	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	3.7		Α


^{1.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%


DS5128 - Rev 5 page 4/17




2.1 Electrical characteristics (curves)









DS5128 - Rev 5 page 5/17



Figure 5. Normalized V_{(BR)DSS} vs temperature




Figure 6. Static drain-source on-resistance




Figure 7. Gate charge vs gate-source voltage




Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature






Figure 10. Normalized on-resistance vs temperature



DS5128 - Rev 5 page 6/17





DS5128 - Rev 5 page 7/17



3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS5128 - Rev 5 page 8/17



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS5128 - Rev 5 page 9/17



4.1 DPAK (TO-252) type A2 package information

Figure 18. DPAK (TO-252) type A2 package outline



DS5128 - Rev 5 page 10/17



Table 7. DPAK (TO-252) type A2 mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
е	2.159	2.286	2.413
e1	4.445	4.572	4.699
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

DS5128 - Rev 5 page 11/17



Figure 19. DPAK (TO-252) recommended footprint (dimensions are in mm)


FP_0068772_rev26


DS5128 - Rev 5 page 12/17



4.2 DPAK (TO-252) packing information

Figure 20. DPAK (TO-252) tape outline






AM08852v1

DS5128 - Rev 5 page 13/17



Figure 21. DPAK (TO-252) reel outline



AM06038v1

Table 8. DPAK (TO-252) tape and reel mechanical data

	Tape			Reel	
Dim	Dim. m		Dim.	r	nm
Dim.	Min.	Max.	5	Min.	Max.
A0	6.8	7	А		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base	qty.	2500
P1	7.9	8.1	Bulk	qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

DS5128 - Rev 5 page 14/17



Revision history

Table 9. Document revision history

Date	Version	Changes
08-Feb-2007	1	First release.
22-Feb-2007	2	Description has been changed
11-May-2007	3	Improved current values
13-Feb-2018	4	Updated information on cover page. Updated Section 1 Electrical ratings and Section 2 Electrical characteristics. Updated Section 4.1 DPAK (TO-252) type A2 package information. Minor text changes.
17-Jan-2019	5	Updated Section 4.1 DPAK (TO-252) type A2 package information. Minor text changes.

DS5128 - Rev 5 page 15/17





Contents

1	Elec	trical ratingstrical ratings	2	
2				
		Electrical characteristics (curves)		
3	Test	st circuits		
4	Package information			
	4.1	DPAK (TO-252) type A2 package information	9	
	4.2	DPAK (TO-252) packing information.	. 12	
Rev	evision history			



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS5128 - Rev 5 page 17/17