

AONS62602

60V N-Channel AlphaSGT™

General Description

- $\bullet \ \mathsf{Trench} \ \mathsf{Power} \ \mathsf{Alpha} \mathsf{SGT}^\mathsf{TM} \ \mathsf{technology}$
- Low R_{DS(ON)}
- Logic Level Gate Drive
- Excellent Gate Charge x R_{DS(ON)} Product (FOM)
- RoHS and Halogen-Free Compliant

Applications


• High Frequency Switching and Synchronous Rectification

Product Summary

 $\begin{array}{lll} V_{DS} & 60V \\ I_{D} \; (at \, V_{GS} \! = \! 10V) & 85A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10V) & < 2.5 m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 4.5V) & < 3.6 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested





Orderable Part Number	lerable Part Number Package Type		Minimum Order Quantity		
AONS62602	DFN 5x6	Tape & Reel	3000		

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	60	V	
Gate-Source Voltage		V _{GS}	±20	V	
Continuous Drain	T _C =25°C	I_	85		
Current ^G	T _C =100°C	I _D	85	A	
Pulsed Drain Current ^C		I _{DM}	340		
Continuous Drain	T _A =25°C		41	Α	
Current	T _A =70°C	IDSM	33		
Avalanche Current ^c	;	I _{AS}	45	А	
Avalanche energy	L=0.3mH ^C	E _{AS}	304	mJ	
V _{DS} Spike ^I	10µs	V _{SPIKE}	72	V	
	T _C =25°C	P _D	208	W	
Power Dissipation ^B	T _C =100°C	- D	83		
	T _A =25°C	P _{DSM}	7.3	W	
Power Dissipation A	T _A =70°C	DSM	4.7		
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	14	17	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.46	0.6	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC F	PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		60			V
Jaro Cato Voltago Drain Cu	Zero Gate Voltage Drain Current	V_{DS} =60V, V_{GS} =0V				1	μA
I _{DSS}	Zelo Gate Voltage Dialii Culient		T _J =55°C			5	μΑ
I_{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V	V _{DS} =0V, V _{GS} =±20V			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS,}I_{D}=250\mu A$		1.5	1.9	2.5	V
	Static Drain-Source On-Resistance	V_{GS} =10V, I_D =20A			2.05	2.5	mΩ
R _{DS(ON)} Sta			T _J =125°C		3.25	3.9	
		V_{GS} =4.5V, I_D =20A			2.85	3.6	mΩ
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =20A			100		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.68	1	V
Is	Maximum Body-Diode Continuous Current ^G					85	Α
DYNAMIC	PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =30V, f=1MHz			5630		pF
Coss	Output Capacitance				1510		pF
C _{rss}	Reverse Transfer Capacitance				95		pF
R_g	Gate resistance	f=1MHz		0.3	0.7	1.2	Ω
SWITCHI	NG PARAMETERS	•			-	•	•
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =30V, I _D =20A			78	110	nC
Q _g (4.5V)	Total Gate Charge				35.5	50	nC
Q_{gs}	Gate Source Charge				13.5		nC
Q_{gd}	Gate Drain Charge				9.5		nC
Q _{oss}	Output Charge	V _{GS} =0V, V _{DS} =30V			71		nC
t _{D(on)}	Turn-On DelayTime				12		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =30V, R_L =1.5 Ω , R_{GEN} =3 Ω			6.5		ns
t _{D(off)}	Turn-Off DelayTime				49		ns
t _f	Turn-Off Fall Time				10		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			27		ns
Q _{rr}	Body Diode Reverse Recovery Charge	l _F =20A, di/dt=500A/μs			113		nC

A. The value of R_{BJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{8JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev.1.0: March 2017 www.aosmd.com Page 2 of 6

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(\text{MAX})}\text{=}150\,^{\circ}\,$ C.

D. The R_{0JA} is the sum of the thermal impedance from junction to case R_{0JC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating. G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.


I. The spike duty cycle 5% max, limited by junction temperature $\rm T_{J(MAX)}\text{=}125^{\circ}\,$ C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 $V_{\rm DS}$ (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 $\label{eq:local_local} \textbf{I}_{\text{D}}\left(\textbf{A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







10000










V_{DS} (Volts) Figure 14: Coss stored Energy

Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Rev.1.0: March 2017 www.aosmd.com Page 5 of 6

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.0: March 2017 www.aosmd.com Page 6 of 6