





AUIRLR3110Z

Features

- Advanced Process Technology
- Ultra Low On-Resistance
- · Logic Level Gate Drive
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Timax
- · Lead-Free, RoHS Compliant
- Automotive Qualified *



V _{DSS}		100V
R _{DS(on)}	typ.	11m Ω
	max.	14m Ω
I _D (Silicon Li	mited)	63A®
I _{D (Package I}	_imited)	42A



G	D	S
Gate	Drain	Source

Description

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.

Page part number	Bookaga Typa	Standard Pack		Orderable Part Number	
Base part number	number Package Type Form		Quantity	Orderable Part Nulliber	
ALIIDI D21107	Z D-Pak	Tube	75	AUIRLR3110Z	
AUIRLR3110Z	D-Pak	Tape and Reel Left	3000	AUIRLR3110ZTRL	

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	639	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	459	Α
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Package Limited)	42	A
I _{DM}	Pulsed Drain Current ①	250	
P _D @T _C = 25°C	Maximum Power Dissipation	140	W
	Linear Derating Factor	0.95	W/°C
V_{GS}	Gate-to-Source Voltage	± 16	V
E _{AS} Single Pulse Avalanche Energy (Thermally Limited) ②		110	ma 1
E _{AS} (Tested)	Single Pulse Avalanche Energy Tested Value ®	140	mJ
I _{AR}	Avalanche Current ①	See Fig.15,16, 12a, 12b	Α
E _{AR}	Repetitive Avalanche Energy ®		mJ
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ heta JC}$	Junction-to-Case		1.05	
$R_{ hetaJA}$	Junction-to-Ambient (PCB Mount) ∅		50	°C/W
$R_{ hetaJA}$	Junction-to-Ambient		110	

HEXFET® is a registered trademark of Infineon.

^{*}Qualification standards can be found at www.infineon.com



Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.077		V/°C	Reference to 25 $^{\circ}$ C, I_{D} = 1mA
В	Static Drain-to-Source On-Resistance	— 11 14 V _{GS} = 10V, I	V _{GS} = 10V, I _D = 38A ③			
$R_{DS(on)}$	Static Drain-to-Source On-Resistance		12	16	11177	V _{GS} = 4.5V, I _D = 32A ③
$V_{GS(th)}$	Gate Threshold Voltage	1.0		2.5		$V_{DS} = V_{GS}$, $I_D = 100\mu A$
gfs	Forward Trans conductance	52			S	$V_{DS} = 25V, I_{D} = 38A$
ı	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{V}$
IDSS	Drain-to-Source Leakage Current			250	μΑ	$V_{DS} = 100V, V_{GS} = 0V, T_{J} = 125$ °C
I _{GSS}	Gate-to-Source Forward Leakage			200	nA	V _{GS} = 16V
	Gate-to-Source Reverse Leakage			-200	IIA	$V_{GS} = -16V$

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Q_g	Total Gate Charge	 34	48		I _D = 38A
Q_{gs}	Gate-to-Source Charge	 10		nC	$V_{DS} = 50V$
Q_{gd}	Gate-to-Drain Charge	 15			V _{GS} = 4.5V3
$t_{d(on)}$	Turn-On Delay Time	 24			$V_{DD} = 50V$
t _r	Rise Time	 110		no	I _D = 38A
$t_{d(off)}$	Turn-Off Delay Time	 33		ns	$R_G = 3.7\Omega$
t _f	Fall Time	 48			V _{GS} = 4.5V3
L _D	Internal Drain Inductance	 4.5			Between lead, 6mm (0.25in.)
L _S	Internal Source Inductance	 7.5			from package and center of die contact
C _{iss}	Input Capacitance	 3980			$V_{GS} = 0V$
Coss	Output Capacitance	 310			$V_{DS} = 25V$
C_{rss}	Reverse Transfer Capacitance	 130		рF	f = 1.0MHz
C_{oss}	Output Capacitance	 1820		PΓ	$V_{GS} = 0V$, $V_{DS} = 1.0V$ $f = 1.0MHz$
C_{oss}	Output Capacitance	 170			$V_{GS} = 0V$, $V_{DS} = 80V$ $f = 1.0MHz$
Coss eff.	Effective Output Capacitance	 320			$V_{GS} = 0V$, $V_{DS} = 0V$ to 80V @

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
	Continuous Source Current			63		MOSFET symbol
Is	(Body Diode)			63	_	showing the
ı	Pulsed Source Current			250	1 1	integral reverse
ISM	(Body Diode) ①			_ 250		p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 38A, V_{GS} = 0V \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
t _{rr}	Reverse Recovery Time		34	51	ns	$T_J = 25^{\circ}C$, $I_F = 38A$, $V_{DD} = 50V$
Q _{rr}	Reverse Recovery Charge		42	63	nC	di/dt = 100A/µs③
t _{on}	Forward Turn-On Time	Intrinsio	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)			

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

- \oplus C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}
- © Limited by T_{Jmax}, see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.
- This value determined from sample failure population. 100% tested to this value in production.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- ® R₀ is measured at T₁ approximately 90°C
- © Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 42A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.






Fig. 1 Typical Output Characteristics




Fig. 3 Typical Transfer Characteristics




Fig. 2 Typical Output Characteristics




Fig. 4 Typical Forward Trans conductance Vs. Drain Current




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 Typical Source-to-Drain Diode Forward Voltage





Fig 8. Maximum Safe Operating Area








Fig 9. Maximum Drain Current Vs. Case Temperature

Fig 10. Normalized On-Resistance Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy vs. Drain Current




Fig 14. Threshold Voltage Vs. Temperature






Fig 15. Typical Avalanche Current Vs. Pulse width




Fig 16. Maximum Avalanche Energy Vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 15, 16:

(For further info, see AN-1005 at www.infineon.com)

- $\begin{array}{ll} \hbox{1.} & \hbox{Avalanche failures assumption:} \\ \hbox{Purely a thermal phenomenon and failure occurs at a temperature far in} \\ \hbox{excess of T_{jmax}. This is validated for every part type.} \end{array}$
- 2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. lav = Allowable avalanche current.
- ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16).

tav = Average time in avalanche.

D = Duty cycle in avalanche = $t_{av} \cdot f$

ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \Delta T / \; Z_{thJC} \\ I_{av} &= 2\Delta T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$






Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power




Fig 18a. Switching Time Test Circuit






Fig 18b. Switching Time Waveforms




D-Pak (TO-252AA) Package Outline (Dimensions are shown in millimeters (inches))









NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- ⚠ LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- ⚠ DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- ⚠- DIMENSION 61 & c1 APPLIED TO BASE METAL ONLY.
- ♠ DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

	DIMEN	SIONS		Ň
MILLIM	ETERS	INC	HES	O T
MIN.	MAX.	MIN.	MAX.	E S
2.18	2.39	.086	.094	
-	0.13	-	.005	
0.64	0.89	.025	.035	
0.65	0.79	.025	.031	7
0.76	1.14	.030	.045	
4.95	5.46	.195	.215	4
0.46	0.61	.018	.024	
0.41	0.56	.016	.022	7
0.46	0.89	.018	.035	
5.97	6.22	.235	.245	6
5.21	-	.205	-	4
6.35	6.73	.250	.265	6
4.32	-	.170	_	4
2.29	BSC	.090	.090 BSC	
9.40	10.41	.370	.410	
1.40	1.78	.055	.070	
2.74	BSC	.108	REF.	
0.51	BSC	.020	BSC	
0.89	1.27	.035	.050	4
-	1.02	-	.040	
1.14	1.52	.045	.060	3
0,	10°	0,	10°	
0.	15*	0.	15°	
25 °	35*	25*	35*	
	MIN. 2.18 - 0.64 0.65 0.76 4.95 0.46 0.41 0.46 5.97 5.21 6.35 4.32 2.29 9.40 1.40 2.74 0.51 0.89 - 1.14 0* 0*	MILLIMETERS MIN. MAX. 2.18 2.39 - 0.13 0.64 0.89 0.65 0.79 0.76 1.14 4.95 5.46 0.46 0.61 0.41 0.56 0.46 0.89 5.97 6.22 5.21 - 6.35 6.73 4.32 - 2.29 BSC 9.40 10.41 1.40 1.78 2.74 BSC 0.89 1.27 - 1.02 1.14 1.52 0° 10° 15°	MIN. MAX. MIN. 2.18 2.39 .086 — 0.13 — 0.64 0.89 .025 0.65 0.79 .025 0.76 1.14 .030 4.95 5.46 .195 0.46 0.61 .018 0.41 0.56 .016 0.49 .022 .235 5.21 — .205 6.35 6.73 .250 4.32 — .170 2.29 BSC .090 9.40 10.41 .370 1.40 1.78 .055 2.74 BSC .108 0.51 BSC .020 0.89 1.27 .035 — 1.02 — 1.14 1.52 .045 0* 10* 0* 0* 10* 0*	MILLIMETERS NCHES MIN. MAX. MIN. MAX. 2.18 2.39 .086 .094 -

LEAD ASSIGNMENTS


HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE 4.- DRAIN

IGBT & CoPAK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER
- 4.- COLLECTOR


D-Pak (TO-252AA) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/packaging




D-Pak (TO-252AA) Tape & Reel Information (Dimensions are shown in millimeters (inches))



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at http://www.irf.com/packaging



Qualification Information

		Automotive				
		(per AEC-Q101)				
Qualification Level		Comments: This part number(s) passed Automotive qualification. Infineon's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.				
Moisture Sensitivity Level		D-Pak MSL1				
			Class M4 (+/- 700V) [†]			
	Machine Model	AEC-Q101-002				
50 5	Ll D. al M. al. al.	Class H1C (+/- 2000V) [†]				
ESD	Human Body Model	AEC-Q101-001				
	Observed Breefer Market		Class C5 (+/- 2000V) [†]			
Charged Device Model		AEC-Q101-005				
RoHS Compliant		Yes				

[†] Highest passing voltage.

Revision History

Date	Rev.	Comments
2/28/2014	2.1	 Added "Logic Level Gate Drive" bullet in the features section on page 1 Updated data sheet with new IR corporate template
4/9/2014	2.2	 Updated package outline on page 9 & page 10 Updated qualification table- I-pak from "N/A" to "MSL1" on page 12
10/29/2015	2.3	 Updated datasheet with corporate template Corrected ordering table on page 1.
12/15/2020	2.4	Removed I- Pak "AUIRLU3110Z" this devices I-Pak was end of life to obsolete. –All pages

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.