

N-Channel Power MOSFET

60V, 23A, 12mΩ

FEATURES

- Low R_{DS(ON)} to minimize conductive losses
- Logic level
- Low gate charge for fast power switching
- 100% UIS and R_g tested
- Compliant to RoHS directive 2011/65/EU and in accordance to WEEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21

KEY PERFORMANCE PARAMETERS				
PARAMETER		VALUE	UNIT	
,	V_{DS}	60	V	
$R_{\text{DS(on)}}$	$V_{GS} = 10V$	12	mΩ	
(max)	$V_{GS} = 4.5V$	15		
Q_g		19	nC	








APPLICATIONS

- Motor Control for BLDC
- Battery Power Management



Note: MSL 1 (Moisture Sensitivity Level) per J-STD-020

ABSOLUTE MAXIMUM RA	ATINGS (1 _A = 25°C un		ea)		
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V_{DS}	60	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain Current	$T_C = 25^{\circ}C$	I _D	23	А	
	$T_A = 25^{\circ}C$		10		
Pulsed Drain Current (Note 1)		I _{DM}	92	А	
Single Pulse Avalanche Current (Not	te 2)	I _{AS}	19	А	
Single Pulse Avalanche Energy (Not	e 2)	E _{AS}	54	mJ	
Total Power Dissipation	$T_C = 25^{\circ}C$	P _D	12.5	14/	
	T _C = 125°C		2.5	W	
Total Power Dissipation	T _A = 25°C	6	2.2	14/	
	T _A = 125°C	P_{D}	0.4	W	
Operating Junction and Storage Temperature Range		T _J , T _{STG}	- 55 to +150	°C	

THERMAL PERFORMANCE				
PARAMETER	SYMBOL	LIMIT	UNIT	
Junction to Case Thermal Resistance	$R_{ ext{ iny OLC}}$	10	°C/W	
Junction to Ambient Thermal Resistance	$R_{\Theta JA}$	57	°C/W	

Thermal Performance Notes: $R_{\Theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistances. The case-thermal reference is defined at the solder mounting surface of the drain pins. $R_{\Theta JA}$ is guaranteed by design while $R_{\Theta CA}$ is determined by the user's board design.

1



PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static (Note 3)				1		•
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	BV _{DSS}	60			V
Gate Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	$V_{GS(TH)}$	1.2	1.7	2.5	V
Gate-Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$	I _{GSS}			±100	nA
	$V_{GS} = 0V, V_{DS} = 60V$				1	
Drain-Source Leakage Current	$V_{GS} = 0V, V_{DS} = 60V$ $T_{J} = 125^{\circ}C$	I _{DSS}		100	μΑ	
	$V_{GS} = 10V, I_D = 10A$	R _{DS(on)}		10.4	12	mΩ
Drain-Source On-State Resistance	$V_{GS} = 4.5V, I_D = 10A$			11.9	15	
Forward Transconductance	$V_{DS} = 5V, I_{D} = 10A$	9 _{fs}		38		S
Dynamic (Note 4)						
Total Gate Charge	$V_{GS} = 10V, V_{DS} = 30V,$ $I_{D} = 10A$	Q_g		37		
Total Gate Charge	$V_{GS} = 4.5V, V_{DS} = 30V,$ $I_{D} = 10A$	Q_g		19		nC
Gate-Source Charge		Q _{gs}		6		1
Gate-Drain Charge		Q_{gd}		8		
Input Capacitance		C _{iss}		2193		
Output Capacitance	$V_{GS} = 0V, V_{DS} = 30V$ - f = 1.0MHz	C _{oss}		208		pF
Reverse Transfer Capacitance		C _{rss}		88		
Gate Resistance	f = 1.0MHz, open drain	R_g	0.4	1.5	3	Ω
Switching (Note 4)						
Turn-On Delay Time		t _{d(on)}		6.4		
Turn-On Rise Time	$V_{GS} = 10V, V_{DS} = 30V,$ $I_{D} = 11A, R_{G} = 2\Omega,$	t _r		3.6		
Turn-Off Delay Time		t _{d(off)}		23		ns
Turn-Off Fall Time		t _f		5		
Source-Drain Diode (Note 3)						
Forward Voltage	$V_{GS} = 0V, I_{S} = 10A$	V_{SD}			1	V
Reverse Recovery Time	I _S = 10A ,	t _{rr}		17		ns
Reverse Recovery Charge	dl/dt = 100A/µs	Q _{rr}		13		nC

Notes:

- 1. Current limited by package.
- 2. L = 0.3mH, $V_{GS} = 10$ V, $V_{DD} = 30$ V, $R_G = 25\Omega$, $I_{AS} = 19$ A, Starting $T_J = 25$ °C
- 3. Pulse test: Pulse Width \leq 300 μ s, duty cycle \leq 2%.
- 4. Switching time is essentially independent of operating temperature.


ORDERING INFORMATION


PART NO.	PACKAGE	PACKING
TSM120N06LCS RLG	SOP-8	2,500pcs / 13" Reel





CHARACTERISTICS CURVES


 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$















Version: C1710


3





CHARACTERISTICS CURVES

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$










4




PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)



0.41 ±0.1



SUGGESTED PAD LAYOUT (Unit: Millimeters)



SOP-8

MARKING DIAGRAM



Y = Year Code

M = Month Code for Halogen Free Product

 \mathbf{O} =Jan \mathbf{P} =Feb \mathbf{Q} =Mar \mathbf{R} =Apr

S =May T =Jun U =Jul V =Aug W =Sep X =Oct Y =Nov Z =Dec

W =Sep **X** =Oct **Y** =Nov **L** = Lot Code (1~9, A~Z)



Taiwan Semiconductor

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.