

SEMICONDUCTOR

### FDB2532 / FDP2532 / FDI2532

# N-Channel PowerTrench® MOSFET 150V, 79A, $16m\Omega$


#### **Features**

- $r_{DS(ON)} = 14m\Omega$  (Typ.),  $V_{GS} = 10V$ ,  $I_D = 33A$
- Q<sub>a</sub>(tot) = 82nC (Typ.), V<sub>GS</sub> = 10V
- Low Miller Charge
- Low Q<sub>RR</sub> Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)
- Qualified to AEC Q101

Formerly developmental type 82884

#### **Applications**

- DC/DC converters and Off-Line UPS
- · Distributed Power Architectures and VRMs
- · Primary Switch for 24V and 48V Systems
- · High Voltage Synchronous Rectifier
- Direct Injection / Diesel Injection Systems
- 42V Automotive Load Control
- Electronic Valve Train Systems



### MOSFET Maximum Ratings $T_C = 25$ °C unless otherwise noted

Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain to Source Voltage	150	V
V <sub>GS</sub>	Gate to Source Voltage	±20	V
	Drain Current		
	Continuous ( $T_C = 25^{\circ}C$ , $V_{GS} = 10V$ )	79	А
	Continuous ( $T_C = 100^{\circ}$ C, $V_{GS} = 10$ V)	56	А
	Continuous ( $T_{amb} = 25^{\circ}C$ , $V_{GS} = 10V$ , $R_{\theta JA} = 43^{\circ}C/W$ )	8	А
	Pulsed	Figure 4	А
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 1)	400	mJ
	Power dissipation	310	W
$P_{D}$	Derate above 25°C	2.07	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to 175	°C

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-220, TO-263, TO-262	0.48	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-220, TO-262 (Note 2)	62	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-263, 1in <sup>2</sup> copper pad area	43	°C/W

This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at: http://www.aecouncil.com/

Reliability data can be found at: http://www.fairchildsemi.com/products/discrete/reliability/index.html.

All Fairchild Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

Package	Marking	and	Ordering	Inf	formation
---------	---------	-----	----------	-----	-----------

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDB2532	FDB2532	TO-263AB	330mm	24mm	800 units
FDP2532	FDP2532	TO-220AB	Tube	N/A	50 units
FDI2532	FDI2532	TO-262AB	Tube	N/A	50 units

### **Electrical Characteristics** $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Characteristics						
B <sub>VDSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	150	-	-	V
1	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 120V	-	-	1	^
I <sub>DSS</sub> Zero	ero Gate voltage Drain Current	$V_{GS} = 0V$ $T_C = 150$	0°C -	-	250	μΑ
$I_{GSS}$	Gate to Source Leakage Current	$V_{GS} = \pm 20V$	-	-	±100	nA

#### **On Characteristics**

V <sub>GS(TH)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 250\mu A$	2	-	4	V
r <sub>DS(ON)</sub> Dra	Drain to Source On Resistance	$I_D = 33A, V_{GS} = 10V$	-	0.014	0.016	Ω
		$I_D = 16A, V_{GS} = 6V,$	-	0.016	0.024	
		$I_D = 33A, V_{GS} = 10V,$ $T_C = 175^{\circ}C$	-	0.040	0.048	

### **Dynamic Characteristics**

C <sub>ISS</sub>	Input Capacitance	)/ OF)/ )/ O)/		-	5870	-	pF
C <sub>OSS</sub>	Output Capacitance	V <sub>DS</sub> = 25V, V <sub>GS</sub> = f = 1MHz	= UV,	-	615	-	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance	=		-	135	-	pF
$Q_{g(TOT)}$	Total Gate Charge at 10V	$V_{GS} = 0V \text{ to } 10V$		-	82	107	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 2V$	$V_{DD} = 75V$	-	11	14	nC
$Q_{gs}$	Gate to Source Gate Charge		$I_D = 33A$	-	23	-	nC
Q <sub>gs2</sub>	Gate Charge Threshold to Plateau		$I_g = 1.0 \text{mA}$	-	13	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	]		-	19	-	nC

### **Resistive Switching Characteristics** $(V_{GS} = 10V)$


t <sub>ON</sub>	Turn-On Time		-	-	69	ns
t <sub>d(ON)</sub>	Turn-On Delay Time		-	16	-	ns
t <sub>r</sub>	Rise Time	$V_{DD} = 75V, I_{D} = 33A$	-	30	-	ns
t <sub>d(OFF)</sub>	Turn-Off Delay Time	$V_{GS} = 10V, R_{GS} = 3.6\Omega$	-	39	-	ns
t <sub>f</sub>	Fall Time		-	17	-	ns
t <sub>OFF</sub>	Turn-Off Time		-	-	84	ns

### **Drain-Source Diode Characteristics**

V <sub>SD</sub>	Source to Drain Dioge voltage	I <sub>SD</sub> = 33A	-	-	1.25	V
		I <sub>SD</sub> = 16A	-	-	1.0	V
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD} = 33A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	105	ns
Q <sub>RR</sub>	Reverse Recovery Charge	$I_{SD} = 33A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	327	nC

- Notes: 1: Starting  $T_J$  = 25°C, L = 0.5 mH,  $I_{AS}$  = 40A. 2: Pulse Width = 100s








Figure 1. Normalized Power Dissipation vs Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability









Figure 5. Forward Bias Safe Operating Area

NOTE: Refer to Fairchild Application Notes AN7515 and AN7517

Figure 6. Unclamped Inductive Switching

Capability







Figure 7. Transfer Characteristics

Figure 8. Saturation Characteristics






Figure 9. Drain to Source On Resistance vs Drain Current

Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

### **Typical Characteristics** $T_A = 25$ °C unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage





Figure 14. Gate Charge Waveforms for Constant Gate Currents

### **Test Circuits and Waveforms**



BV<sub>DSS</sub>


V<sub>DS</sub>

V<sub>DD</sub>

V<sub>DD</sub>

Figure 15. Unclamped Energy Test Circuit

Figure 16. Unclamped Energy Waveforms




V<sub>DD</sub> Q<sub>g(TOT)</sub>
V<sub>DS</sub>
V<sub>GS</sub> = 10V

V<sub>GS</sub> = 2V
Q<sub>g(TH)</sub>
Q<sub>g(REF)</sub>
0

Figure 17. Gate Charge Test Circuit

Figure 18. Gate Charge Waveforms






Figure 19. Switching Time Test Circuit

Figure 20. Switching Time Waveforms

### Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature,  $T_{JM}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{DM}$ , in an application. Therefore the application's ambient temperature,  $T_A$  (°C), and thermal resistance  $R_{\theta JA}$  (°C/W) must be reviewed to ensure that  $T_{JM}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \tag{EQ. 1}$$

In using surface mount devices such as the TO-263 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of  $P_{DM}$  is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the  $R_{\theta JA}$  for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeter square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 26.51 + \frac{19.84}{(0.262 + Area)}$$
 (EQ. 2)

Area in Inches Squared

$$R_{\Theta JA} = 26.51 + \frac{128}{(1.69 + Area)}$$
 (EQ. 3)

Area in Centimeters Squared




Figure 21. Thermal Resistance vs Mounting
Pad Area

#### **PSPICE Electrical Model** .SUBCKT FDB2532 2 1 3; rev April 2002 CA 12 8 1.4e-9 CB 15 14 1.6e-9 LDRAIN CIN 6 8 5.61e-9 DPLCAP DRAIN 2 Dbody 7 5 DbodyMOD RLDRAIN Dbreak 5 11 DbreakMOD €RSLC1 DBREAK Dplcap 10 5 DplcapMOD RSLC2<sup>₹</sup> **ESLC** Ebreak 11 7 17 18 159 11 Eds 14 8 5 8 1 50 Egs 13 8 6 8 1 **≨**RDRAIN 17 **DBODY** Esg 6 10 6 8 1 ESG FRRFAK Evthres 6 21 19 8 1 **EVTHRES** 16 Evtemp 20 6 18 22 1 (19) 8 MWEAK **LGATE** EVTEMP RGATE 18 22 It 8 17 1 **←**MMED 9 20 MSTRC RLGATE Lgate 1 9 9.56e-9 **LSOURCE** Ldrain 2 5 1.0e-9 CIN SOURCE Lsource 3 7 7.71e-9 RSOURCE RLSOURCE RLgate 1 9 95.6 RLdrain 2 5 10 RBREAK <u>13</u> 8 14 13 RLsource 3 7 77.1 17 RVTEMP S1B o S2B Mmed 16 6 8 8 MmedMOD 13 СВ 19 Mstro 16 6 8 8 MstroMOD CA IT Mweak 16 21 8 8 MweakMOD VBAT <u>5</u> EGS Rbreak 17 18 RbreakMOD 1 8 Rdrain 50 16 Rdrain MOD 9.6e-3 Rgate 9 20 1.01 RVTHRES RSLC1 5 51 RSLCMOD 1.0e-6 RSLC2 5 50 1.0e3 Rsource 8 7 RsourceMOD 3.0e-3 Rvthres 22 8 RvthresMOD 1 Rvtemp 18 19 RvtempMOD 1 S1a 6 12 13 8 S1AMOD S1b 13 12 13 8 S1BMOD S2a 6 15 14 13 S2AMOD S2b 13 15 14 13 S2BMOD Vbat 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))\*(PWR(V(5,51)/(1e-6\*190),3))} .MODEL DbodyMOD D (IS=6.0E-11 N=1.09 RS=2.3e-3 TRS1=3.0e-3 TRS2=1.0e-6 + CJO=3.9e-9 M=0.65 TT=4.8e-8 XTI=4.2) .MODEL DbreakMOD D (RS=0.17 TRS1=3.0e-3 TRS2=-8.9e-6) .MODEL DplcapMOD D (CJO=1.0e-9 IS=1.0e-30 N=10 M=0.6) .MODEL MmedMOD NMOS (VTO=3.55 KP=10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.01) .MODEL MstroMOD NMOS (VTO=4.2 KP=145 IS=1e-30 N=10 TOX=1 L=1u W=1u) .MODEL MweakMOD NMOS (VTO=2.9 KP=0.05 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=10.1 RS=0.1) .MODEL RbreakMOD RES (TC1=1.1e-3 TC2=-9.0e-7) .MODEL RdrainMOD RES (TC1=9.0e-3 TC2=3.5e-5) .MODEL RSLCMOD RES (TC1=3.4e-3 TC2=1.5e-6) .MODEL RsourceMOD RES (TC1=4.0e-3 TC2=1.0e-6) .MODEL RvthresMOD RES (TC1=-4.1e-3 TC2=-1.4e-5) .MODEL RytempMOD RES (TC1=-4.0e-3 TC2=3.5e-6) .MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.0 VOFF=-4.0) .MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4.0 VOFF=-6.0) .MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.4 VOFF=1.0) .MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=1.0 VOFF=-1.4) FNDS Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank

Wheatley

#### SABER Electrical Model REV April 2002 ttemplate FDB2532 n2,n1,n3 electrical n2,n1,n3 var i iscl dp..model dbodymod = (isl=6.0e-11,nl=1.09,rs=2.3e-3,trs1=3.0e-3,trs2=1.0e-6,cjo=3.9e-9,m=0.65,tt=4.8e-8,xti=4.2) dp..model dbreakmod = (rs=0.17.trs1=3.0e-3.trs2=-8.9e-6) dp..model dplcapmod = (cjo=1.0e-9,isl=10.0e-30,nl=10,m=0.6) $m..model mmedmod = (type=\_n,vto=3.55,kp=10,is=1e-30,tox=1)$ m..model mstrongmod = (type=\_n,vto=4.2,kp=145,is=1e-30, tox=1) m..model mweakmod = (type=\_n,vto=2.9,kp=0.05,is=1e-30, tox=1,rs=0.1) sw\_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-6.0,voff=-4.0) DPLCAP DRAIN -0 2 sw\_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-4.0,voff=-6.0) 10 sw\_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-1.4,voff=1.0) RI DRAIN sw\_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=1.0,voff=-1.4) €RSLC1 c.ca n12 n8 = 1.4e-9RSLC2 ₹ c.cb n15 n14 = 1.6e-9ISCL c.cin n6 n8 = 5.61e-9DBREAK 3 50 dp.dbody n7 n5 = model=dbodymod **≨**RDRAIN dp.dbreak n5 n11 = model=dbreakmod ESG ( 11 DBODY dp.dplcap n10 n5 = model=dplcapmod **EVTHRES** MWEAK spe.ebreak n11 n7 n17 n18 = 159 GATE **EVTEMP RGATE** spe.eds n14 n8 n5 n8 = 1 18 22 EBREAK MMED T<sub>9</sub> spe.egs n13 n8 n6 n8 = 1 20 RLGATE spe.esg n6 n10 n6 n8 = 1 LSOURCE spe.evthres n6 n21 n19 n8 = 1 CIN SOURCE spe.evtemp n20 n6 n18 n22 = 1 RSOURCE RLSOURCE i.it n8 n17 = 1RBREAK 14 13 I.lgate n1 n9 = 9.56e-917 I.ldrain n2 n5 = 1.0e-9RVTEMP I.lsource n3 n7 = 7.71e-9S2B СВ 19 CA IT 14 res.rlgate n1 n9 = 95.6 VBAT res.rldrain n2 n5 = 10 EGS 8 EDS res.rlsource n3 n7 = 77.1 m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u **RVTHRES** m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u res.rbreak n17 n18 = 1, tc1=1.1e-3,tc2=-9.0e-7 res.rdrain n50 n16 = 9.6e-3, tc1=9.0e-3,tc2=3.5e-5 res.rgate n9 n20 = 1.01 res.rslc1 n5 n51 = 1.0e-6, tc1=3.4e-3,tc2=1.5e-6 res.rslc2 n5 n50 = 1.0e3res.rsource n8 n7 = 3.0e-3, tc1=4.0e-3,tc2=1.0e-6 res.rvthres n22 n8 = 1, tc1=-4.1e-3,tc2=-1.4e-5 res.rvtemp n18 n19 = 1, tc1=-4.0e-3,tc2=3.5e-6 sw vcsp.s1a n6 n12 n13 n8 = model=s1amod sw\_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw\_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw\_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl (v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))\*((abs(v(n5,n51)\*1e6/190))\*\*3))

#### SPICE Thermal Model JUNCTION REV 26 February 2002 FDB2532 CTHERM1 TH 6 7.5e-3 CTHERM2 6 5 8.0e-3 CTHERM3 5 4 9.0e-3 RTHERM1 CTHERM1 CTHERM4 4 3 2.4e-2 CTHERM5 3 2 3.4e-2 CTHERM6 2 TL 6.5e-2 6 RTHERM1 TH 6 3.1e-4 RTHERM2 6 5 2.5e-3 RTHERM3 5 4 2.0e-2 RTHERM2 CTHERM2 RTHERM4 4 3 8.0e-2 RTHERM5 3 2 1.2e-1 RTHERM6 2 TL 1.3e-1 5 SABER Thermal Model SABER thermal model FDB2532 RTHERM3 CTHERM3 template thermal\_model th tl thermal\_c th, tl ctherm.ctherm1 th 6 =7.5e-3 ctherm.ctherm2 6 5 =8.0e-3 ctherm.ctherm3 5 4 =9.0e-3 ctherm.ctherm4 4 3 =2.4e-2 ctherm.ctherm5 3 2 =3.4e-2 RTHERM4 CTHERM4 ctherm.ctherm6 2 tl =6.5e-2 rrtherm.rtherm1 th 6 = 3.1e-4 rtherm.rtherm2 6 5 = 2.5e-33 rtherm.rtherm3 5 4 = 2.0e-2 rtherm.rtherm4 4 3 =8.0e-2 rtherm.rtherm5 3 2 =1.2e-1 CTHERM5 RTHFRM5 rtherm.rtherm6 2 tl =1.3e-1 2 RTHERM6 CTHERM6 CASE tl

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST <sup>®</sup>	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench <sup>®</sup>	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™	MSX™	QT Optoelectronics™	TinyLogic™
E <sup>2</sup> CMOS™	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	$I^2C^{TM}$	$OCX^{TM}$	RapidConfigure™	UHC™
Across the board	Around the world.™	OCXPro™	RapidConnect™	UltraFET <sup>®</sup>
The Power Franch	nise™	OPTOLOGIC <sup>®</sup>	SILENT SWITCHER®	VCX™
Programmable Ad	ctive Droop™	OPTOPLANAR™	SMART START™	

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.