

MOSFET

OptiMOS[™] 6 Power-Transistor, 120 V

Features

- N-channel, normal level
- Very low on-resistance R_{DS(on)}
- Excellent gate charge x R_{DS(on)} product (FOM)
 Very low reverse recovery charge (Q_{rr})
- · High avalanche energy rating
- 175°C operating temperature
- Optimized for high frequency switching and Top side cooling
 Pb-free lead plating; RoHS compliant
 Halogen-free according to IEC61249-2-21


- MSL 1 classified according to J-STD-020




Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters**

Parameter	Value	Unit
$V_{ extsf{DS}}$	120	V
R _{DS(on),max}	1.7	mΩ
I _D	331	A
Qoss	266	nC
Q _G	113	nC
Q _{rr} (1000 A/μs)	301	nC











Type / Ordering Code	Package	Marking	Related Links
IPTC017N12NM6	PG-HDSOP-16	017N12N6	-

OptiMOS[™] 6 Power-Transistor, 120 V



Table of Contents

Description	. 1
Maximum ratings	3
Thermal characteristics	. 3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	10
Revision History	11
Trademarks	11
Disclaimer	11

OptiMOS[™] 6 Power-Transistor, 120 V IPTC017N12NM6



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatar	Suma bad	Values			11	N
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current ¹⁾	I _D	- - -	- - -	331 234 213 32	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =8 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm THJA}$ =40°C/W ²⁾
Pulsed drain current ³⁾	I _{D,pulse}	-	-	1324	Α	<i>T</i> _A =25 °C
Avalanche current, single pulse ⁴⁾	I _{AS}	-	-	150	Α	<i>T</i> _C =25 °C
Avalanche energy, single pulse	E AS	-	-	1328	mJ	$I_{\rm D}$ =77 A, $R_{\rm GS}$ =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	395 3.8	W	T _C =25 °C T _A =25 °C, R _{THJA} =40 °C/W ²⁾
Operating and storage temperature	$T_{\rm j},~T_{\rm stg}$	-55	-	175	°C	-

2 Thermal characteristics

Table 3 Thermal characteristics

Develope	Cumbal	Values			11	Nata (Tant Oan dittan
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Thermal resistance, junction - case	R _{thJC}	-	-	0.38	°C/W	-
Thermal resistance, junction - ambient, 6 cm² cooling area²)	R _{thJA}	-	-	40	°C/W	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.
²⁾ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μm thick) copper area for drain

connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information.

4) See Diagram 13 for more detailed information.

OptiMOS[™] 6 Power-Transistor, 120 V IPTC017N12NM6



3 Electrical characteristics at T_j =25 °C, unless otherwise specified

Table 4 **Static characteristics**

Parameter	0		Values			
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	120	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	$V_{\rm GS(th)}$	2.6	3.1	3.6	V	V _{DS} =V _{GS} , I _D =275 μA
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	1.48 1.67	1.7 2.06	mΩ	V _{GS} =10 V, I _D =150 A V _{GS} =8 V, I _D =75 A
Gate resistance	R _G	0.55	1.1	1.65	Ω	-
Transconductance	g fs	125	250	-	S	$ V_{DS} \ge 2 I_D R_{DS(on)max}, I_D = 150 A$

Table 5 **Dynamic characteristics**

Davamatav	Cymahal	Values			11:4	Nata / Tank Candikian
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance	Ciss	-	8100	11000	pF	V _{GS} =0 V, V _{DS} =60 V, <i>f</i> =1 MHz
Output capacitance ¹⁾	Coss	-	2400	3100	pF	V _{GS} =0 V, V _{DS} =60 V, <i>f</i> =1 MHz
Reverse transfer capacitance ¹⁾	C _{rss}	-	40	70	pF	V _{GS} =0 V, V _{DS} =60 V, <i>f</i> =1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	19	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =75 A, $R_{\rm G,ext}$ =1.6 Ω
Rise time	t _r	-	17	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =75 A, $R_{\rm G,ext}$ =1.6 Ω
Turn-off delay time	$t_{ m d(off)}$	-	34	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =75 A, $R_{\rm G,ext}$ =1.6 Ω
Fall time	t _f	-	19	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =75 A, $R_{\rm G,ext}$ =1.6 Ω

Gate charge characteristics²⁾ Table 6

Parameter	Cymbal	Values			11	Nata / Tast Canditian
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge ¹⁾	Q _{gs}	-	41	53	nC	V_{DD} =60 V, I_{D} =75 A, V_{GS} =0 to 10 V
Gate charge at threshold ¹⁾	Q _{g(th)}	-	25	31	nC	V _{DD} =60 V, I _D =75 A, V _{GS} =0 to 10 V
Gate to drain charge ¹⁾	Q _{gd}	-	25	38	nC	V _{DD} =60 V, I _D =75 A, V _{GS} =0 to 10 V
Switching charge	Q _{sw}	-	40	-	nC	V _{DD} =60 V, I _D =75 A, V _{GS} =0 to 10 V
Gate charge total ¹⁾	Q g	-	113	141	nC	V _{DD} =60 V, I _D =75 A, V _{GS} =0 to 10 V
Gate plateau voltage	V _{plateau}	-	5.0	-	V	V_{DD} =60 V, I_{D} =75 A, V_{GS} =0 to 10 V
Output charge ¹⁾	Qoss	-	266	333	nC	V _{DS} =60 V, V _{GS} =0 V

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOSTM 6 Power-Transistor, 120 V IPTC017N12NM6





Table 7 Reverse diode

Parameter	Cumbal		Values			Nata (Tast Ossallitian
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continuous forward current	I _S	-	-	331	Α	T _C =25 °C
Diode pulse current	I _{S,pulse}	-	-	1324	Α	T _C =25 °C
Diode forward voltage	V _{SD}	-	0.87	1.0	V	V _{GS} =0 V, I _F =150 A, T _j =25 °C
Reverse recovery time ¹⁾	t _{rr}	-	40	80	ns	V _R =60 V, I _F =75 A, di _F /dt=300 A/μs
Reverse recovery charge ¹⁾	Qrr	-	111	222	nC	V _R =60 V, I _F =75 A, d <i>i</i> _F /d <i>t</i> =300 A/μs
Reverse recovery time ¹⁾	t _{rr}	-	35	70	ns	V _R =60 V, I _F =75 A, di _F /dt=1000 A/μs
Reverse recovery charge ¹⁾	Qrr	-	301	602	nC	V _R =60 V, I _F =75 A, d <i>i</i> _F /d <i>t</i> =1000 A/μs





4 Electrical characteristics diagrams






























5 Package Outlines



PACKAGE - GROUP NUMBER:	PG-HDSC	PG-HDSOP-16-U01			
REVISION: 01	DATE:	18.12.2020			
DIMENSIONS	MILLIM	ETERS			
DIMENSIONS	MIN.	MAX.			
Α	2.25	2.35			
A1	0.01	0.16			
b	0.60	0.80			
С	0.40	0.60			
D	9.70	10.10			
D1	8.20	8.40			
E	14.80	15.20			
E1	10.00	10.30			
E2	5.57	5.77			
е	1.20				
e1	8.40				
L	1.40	1.60			
Р	2.90	3.10			

Figure 1 Outline PG-HDSOP-16, dimensions in mm

OptiMOS[™] 6 Power-Transistor, 120 V IPTC017N12NM6



Revision History

IPTC017N12NM6

Revision: 2022-12-13, Rev. 2.1

Previous Revision

	Troviduo Nevidien						
Revision	ision Date Subjects (major changes since last revision)						
2.0	2022-12-02	Release of final version					
2.1	2022-12-13	Update Rds(on) typ					

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2022 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.