MOSFET - N-Channel Shielded Gate PowerTrench® 150 V, 14 mΩ, 61 A

NTMFS015N15MC

Features

- Small Footprint (5 x 6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low QG and Capacitance to Minimize Driver Losses
- 100% UIL Tested
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS

Typical Applications

- Synchronous Rectification
- AC-DC and DC-DC Power Supplies
- AC-DC Adapters (USB PD) SR
- Load Switch

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	150	V
Gate-to-Source Voltage			V_{GS}	±20	V
Continuous Drain Current R _{θJC} (Note 2)	Steady	T 05°C	I _D	61	Α
Power Dissipation $R_{\theta JC}$ (Note 2)	State	T _C = 25°C	P _D	108.7	W
Continuous Drain Current $R_{\theta,JA}$ (Notes 1, 2)	Steady State T _A = 25°C	I _D	9.2	Α	
Power Dissipation R _{θJA} (Notes 1, 2)		,,	P _D	2.5	W
Pulsed Drain Current	$T_C = 25^{\circ}C$, $t_p = 100 \ \mu s$		I _{DM}	302	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +150	°C
Single Pulse Drain-to-Source Avalanche Energy (I _L = 10 A _{pk} , L = 3 mH)			E _{AS}	150	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Surface-mounted on FR4 board using a 1 in 2 , 2 oz. Cu pad.
- 2. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.



ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
150 V	14 mΩ @ 10 V	61 A



N-CHANNEL MOSFET



MARKING DIAGRAM



1515MC = Specific Device Code = Assembly Location

Υ = Year W = Work Week ZΖ = Lot Traceability

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMFS015N15MC	Power 56	3000 / Tape
(Pb-Free/Halogen Free)	(PQFN8)	& Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL RESISTANCE MAXIMUM RATINGS


Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{ hetaJC}$	1.15	°C/W
Junction-to-Ambient - Steady State (Notes 1, 2)	$R_{ hetaJA}$	50	

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					1	<u>I</u>	<u>.</u>
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 250 μA		150			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /	I _D = 250 μA, ref to 25°C			109		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 120 V				1.0	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	= ±20 V			±100	nA
ON CHARACTERISTICS					•	•	
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$: 162 μA	2.5		4.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J	I _D = 162 μA, ref	to 25°C		-7.6		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D	= 29 A		10.2	14	mΩ
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 8 V, I _D	= 15 A		11.1	16.2	mΩ
Forward Transconductance	9FS	V _{DS} = 10 V, I _D = 29 A			56		S
CHARGES, CAPACITANCES & GATE RESIS	TANCE				•	•	
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 75 V			2120		
Output Capacitance	Coss				595		pF
Reverse Transfer Capacitance	C _{RSS}				10.5		
Gate-Resistance	R_{G}				0.6	1.2	Ω
Total Gate Charge	Q _{G(TOT)}				27		
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 10 \text{ V}, V_{DS} = 75 \text{ V}; I_D = 29 \text{ A}$ $V_{DD} = 75 \text{ V}, V_{GS} = 0 \text{ V}$			7		
Gate-to-Source Charge	Q_{GS}				11		nC
Gate-to-Drain Charge	Q_{GD}				4		
Plateau Voltage	V_{GP}				5.5		V
Output Charge	Q _{OSS}				66		nC
SWITCHING CHARACTERISTICS (Note 3)					•	•	•
Turn-On Delay Time	t _{d(ON)}				16		
Rise Time	t _r	V _{GS} = 10 V, V _{DD}	n = 75 V,		5		1
Turn-Off Delay Time	t _{d(OFF)}	I_D = 29 A, R_G = 6 Ω			21		ns
Fall Time	t _f				4		1
DRAIN-SOURCE DIODE CHARACTERISTIC	s						
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = 29 A	T _J = 25°C		0.86	1.2	V
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V}, V_{DD} = 75 \text{ V}$ $dI_S/dt = 300 \text{ A}/\mu\text{s}, I_S = 29 \text{ A}$			49		ns
Reverse Recovery Charge	Q _{RR}				197		nC
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V}, V_{DD} = 75 \text{ V}$ $dI_S/dt = 1000 \text{ A/µs}, I_S = 29 \text{ A}$			34		ns
Reverse Recovery Charge	Q _{RR}				345		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

- Switching characteristics are independent of operating junction temperatures.
 R_{θJA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material. R_{θCA} is determined by the user's board design.



a) 50°C/W when mounted on a 1 in² pad of 2 oz copper.



b) 125°C/W when mounted on a minimum pad of 2 oz copper.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On–Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source-to-Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain-to-Source Voltage




Figure 9. Drain Current vs. Case Temperature




Figure 10. Peak Power




Figure 11. Unclamped Inductive Switching Capability




Figure 12. Forward Bias Safe Operating Area

TYPICAL CHARACTERISTICS





Figure 13. Transient Thermal Impedance





DOCUMENT NUMBER:	98AON13655G	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 1 OF 1	

MANUAL, SOLDERRM/D.

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales