

AONS66402T

40V N-Channel AlphaSGT™

General Description

- Trench Power MOSFET AlphaSGT[™] technology
- Low R_{DS(ON)}
- Logic Level Gate Drive
- Excellent Gate Charge x R_{DS(ON)} Product (FOM)
- RoHS and Halogen-Free Compliant

Applications

• High Frequency Switching and Synchronous Rectification


Product Summary

 $\begin{array}{lll} V_{DS} & 40V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 224A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 1.6 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5V) & < 2.3 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested

Max Tj=175°C





Orderable Part Number	Package Type	Form	Minimum Order Quantity				
AONS66402T	DFN 5x6	Tape & Reel	3000				
Absolute Maximum Ratings T _A =25°C unless otherwise noted							
Parameter	Symbol	Maximum	Units				

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	40	V	
Gate-Source Voltage)	V_{GS}	±20	V	
Continuous Drain	T _C =25°C		224		
Current	T _C =100°C	I _D	159	A	
Pulsed Drain Current ^Ĉ		I _{DM}	890		
Continuous Drain	T _A =25°C		51	А	
Current	T _A =70°C	IDSM	43	^	
Avalanche Current ^C		I _{AS}	52	А	
Avalanche energy	L=0.3mH ^C	E _{AS}	406	mJ	
	T _C =25°C	P _D	142	W	
Power Dissipation ^B	T _C =100°C	- P	71	VV	
	T _A =25°C	Prem	7.5	W	
Power Dissipation ^A	T _A =70°C	P _{DSM}	5.2	vv	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C	

Thermal Characteristics					
Parameter		Symbol	Тур	Max	Units
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.87	1.05	°C/W



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	40			V
I _{DSS} Zero Gate Voltage Drain Current	V_{DS} =40V, V_{GS} =0V			1		
	Zero Gate Voltage Drain Current	T _J =55°C	;		5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0V$, $V_{GS}=\pm20V$			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	1.3	1.8	2.3	V
R _{DS(ON)} Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A		1.3	1.6	mΩ	
	T _J =125°C	;	1.9	2.35	mtz	
		V_{GS} =4.5V, I_D =20A		1.8	2.3	mΩ
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =20A		110		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.66	1	V
Is	Maximum Body-Diode Continuous Current				100	Α
DYNAMIC	PARAMETERS					
C _{iss}	Input Capacitance			5570		pF
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =20V, f=1MHz		1035		pF
C _{rss}	Reverse Transfer Capacitance			75		pF
R_g	Gate resistance	f=1MHz	0.35	0.75	1.15	Ω
SWITCHI	NG PARAMETERS					
Q _g (10V)	Total Gate Charge			75	105	nC
Q _g (4.5V)	Total Gate Charge	V_{GS} =10V, V_{DS} =20V, I_{D} =20A		33	47	nC
Q_{gs}	Gate Source Charge	VGS-10V, VDS-20V, ID-20A		16.5		nC
Q_{gd}	Gate Drain Charge			5		nC
Q _{oss}	Output Charge	$V_{GS}=0V$, $V_{DS}=20V$		41		nC
t _{D(on)}	Turn-On DelayTime			13		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =20V, R_{L} =1.0 Ω ,		4.5		ns
t _{D(off)}	Turn-Off DelayTime	$R_{GEN}=3\Omega$		48		ns
t _f	Turn-Off Fall Time			5		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs		21		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs		65		nC

A. The value of R_{0JA} is measured with the device mounted on 1in^2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R $_{0JA}$ \(\square 10s and the maximum allowed junction temperature of 175° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

 Rev.1.1: November 2023
 www.aosmd.com
 Page 2 of 6

B. The power dissipation P_D is based on $T_{J(MAX)}$ =175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =175° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.


G. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts)
Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 $\label{eq:local_potential} \mathbf{I_{D}}\left(\mathbf{A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{SD} (Volts)
Figure 6: Body-Diode Characteristics
(Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS























Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.1: November 2023 **www.aosmd.com** Page 6 of 6