
## International Rectifier

# IRLS3036PbFIRLSL3036PbF

HEXFET® Power MOSFET

#### **Applications**


- DC Motor Drive
- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits



V <sub>DSS</sub>	60V
R <sub>DS(on)</sub> typ.	1.9m $\Omega$
max.	$\mathbf{2.4m}\Omega$
I <sub>D</sub> (Silicon Limited)	270A①
I <sub>D (Package Limited)</sub>	195A

#### **Benefits**

- Optimized for Logic Level Drive
- Very Low R<sub>DS(ON)</sub> at 4.5V V<sub>GS</sub>
- Superior R\*Q at 4.5V V<sub>GS</sub>
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free



G	D	S
Gate	Drain	Source

**Absolute Maximum Ratings** 

Symbol	Parameter	Max.	Units	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	270①		
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	190①	1	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Package Limited)	195	Α	
I <sub>DM</sub>	Pulsed Drain Current ②	1100		
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	380	W	
	Linear Derating Factor	2.5	W/°C	
V <sub>GS</sub>	Gate-to-Source Voltage	±16	V	
dv/dt	Peak Diode Recovery ®	8.0	V/ns	
T <sub>J</sub>	Operating Junction and	FE to 1 175		
T <sub>STG</sub>	Storage Temperature Range	-55 to + 175		
	Soldering Temperature, for 10 seconds	200	°C	
	(1.6mm from case)	300		

#### **Avalanche Characteristics**

E <sub>AS (Thermally limited)</sub>	Single Pulse Avalanche Energy 3	290	mJ
I <sub>AR</sub>	Avalanche Current ②	Soc Fig. 14, 15, 22c, 22b	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ®	See Fig. 14, 15, 22a, 22b	mJ

#### **Thermal Resistance**

Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ® (1)		0.40	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount, steady state) ®		40	

#### Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60			٧	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.061		V/°C	Reference to 25°C, I <sub>D</sub> = 5mA@
В	Static Drain-to-Source On-Resistance		1.9	2.4	0	V <sub>GS</sub> = 10V, I <sub>D</sub> = 165A ⑤
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		2.2	2.8	mΩ	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 140A ⑤
$V_{GS(th)}$	Gate Threshold Voltage	1.0		2.5	٧	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			20		$V_{DS} = 60V, V_{GS} = 0V$
				250	μΑ	$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
$I_{GSS}$	Gate-to-Source Forward Leakage			100	<b>π</b> Λ	V <sub>GS</sub> = 16V
	Gate-to-Source Reverse Leakage			-100	nA ,	V <sub>GS</sub> = -16V
$R_{G(int)}$	Internal Gate Resistance		2.0		Ω	

#### Dynamic @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	340			S	$V_{DS} = 10V, I_{D} = 165A$
$Q_g$	Total Gate Charge		91	140		I <sub>D</sub> = 165A
$Q_{gs}$	Gate-to-Source Charge		31		nC	$V_{DS} = 30V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		51		IIIC	V <sub>GS</sub> = 4.5V ⑤
Q <sub>sync</sub>	Total Gate Charge Sync. (Q <sub>g</sub> - Q <sub>gd</sub> )		40			$I_D = 165A, V_{DS} = 0V, V_{GS} = 4.5V$
t <sub>d(on)</sub>	Turn-On Delay Time		66			$V_{DD} = 39V$
t <sub>r</sub>	Rise Time		220		]	I <sub>D</sub> = 165A
t <sub>d(off)</sub>	Turn-Off Delay Time		110		ns	$R_G = 2.1\Omega$
t <sub>f</sub>	Fall Time		110			V <sub>GS</sub> = 4.5V ⑤
C <sub>iss</sub>	Input Capacitance		11210			$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		1020			$V_{DS} = 50V$
C <sub>rss</sub>	Reverse Transfer Capacitance		500		pF	f = 1.0MHz
C <sub>oss</sub> eff. (ER)	Effective Output Capacitance (Energy Related) ⑦		1430			$V_{GS} = 0V$ , $V_{DS} = 0V$ to 48V $\bigcirc$
C <sub>oss</sub> eff. (TR)	Effective Output Capacitance (Time Related) ©		1880			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V $

#### **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			070		MOSFET symbol
	(Body Diode)			270	_ \	showing the
I <sub>SM</sub>	Pulsed Source Current			1100	Α	integral reverse
	(Body Diode) ③			1100		p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$ , $I_S = 165A$ , $V_{GS} = 0V$ $\$$
t <sub>rr</sub>	Reverse Recovery Time		62			$T_J = 25^{\circ}C$ $V_R = 51V$ ,
			66		ns	$T_J = 125^{\circ}C$ $I_F = 165A$
Q <sub>rr</sub>	Reverse Recovery Charge		310		nC	$T_J = 25^{\circ}C$ di/dt = 100A/ $\mu$ s $\odot$
			360		l lic	$T_J = 125^{\circ}C$
I <sub>RRM</sub>	Reverse Recovery Current		4.4		Α	$T_J = 25^{\circ}C$
t <sub>on</sub>	Forward Turn-On Time	Intrins	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			

#### Notes:

- ① Calcuted continuous current based on maximum allowable junction temperature Bond wire current limit is 195A. Note that current limitation arising from heating of the device leds may occur with some lead mounting arrangements.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by  $T_{Jmax}$ , starting  $T_J = 25^{\circ}C$ , L = 0.021mH  $R_G = 25\Omega$ ,  $I_{AS} = 165A$ ,  $V_{GS} = 10V$ . Part not recommended for use above this value .
- ④  $I_{SD} \le 165A$ ,  $di/dt \le 430A/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_{J} \le 175$ °C.
- ⑤ Pulse width  $\leq 400\mu s$ ; duty cycle  $\leq 2\%$ .

- ©  $C_{oss}$  eff. (TR) is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- $\odot$  C<sub>oss</sub> eff. (ER) is a fixed capacitance that gives the same energy as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniquea refer to application note # AN- 994 echniques refer to application note #AN-994.
- ① Limited by TJmax, see Fig. 14, 15, 22a, 22b for typical repetitive avalanche performance.
- $\odot$  R<sub> $\theta$ JC</sub> value shown is at time zero.




Fig 1. Typical Output Characteristics





Fig 3. Typical Transfer Characteristics



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature






Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage



T<sub>C</sub>, Case Temperature (°C) **Fig 9.** Maximum Drain Current vs.

Case Temperature



 $\label{eq:VDS} \text{V}_{DS,} \text{ Drain-to-Source Voltage (V)} \\ \textbf{Fig 11. Typical $C_{OSS}$ Stored Energy}$ 




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

www.irf.com

#### Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of T<sub>jmax</sub>. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as T<sub>imax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. P<sub>D (ave)</sub> = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).

tav = Average time in avalanche.

D = Duty cycle in avalanche =  $t_{av} \cdot f$ 

 $Z_{th,JC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)

 $P_{D \; (ave)}$  = 1/2 ( 1.3·BV·I $_{av})$  =  $\triangle T / \; Z_{thJC}$  $I_{av} = 2\Delta T / [1.3 \text{ BV} \cdot Z_{th}]$   $E_{AS (AR)} = P_{D (ave)} t_{av}$ 




Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di<sub>f</sub>/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit www.irf.com




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms





Fig 24b. Gate Charge Waveform

## IRLS/SL3036PbF


## D<sup>2</sup>Pak (TO-263AB) Package Outline


Dimensions are shown in millimeters (inches)











#### LEAD ASSIGNMENTS

#### DIODES

1.- ANODE (TWO DIE) / OPEN (ONE DIE)
2, 4.- CATHODE

3.- ANODE

1.- GATE 2, 4.- DRAIN 3.- SOURCE 1.- GATE
2. 4.- COLLECTOR
3.- EMITTER

#### DIMENSIONS M B O MILLIMETERS INCHES Ė MIN. MAX. MAX. MIN Α 4.06 4.83 .160 .190 Α1 0.00 0.254 .000 Ь 0.51 0.99 .020 .039 0.89 020 0.35 5 h1 0.51 b2 1,14 1.78 .045 .070 ь3 1.14 1.73 .045 .068 5 0.38 0.74 .015 .029 С c1 0.38 0.58 .015 .023 5 с2 1,14 1.65 .045 .065 D .330 8.38 9.65 .380 3 D1 6.86 .270 Ε 9.65 10.67 .380 3,4 E1 .245 6.22 2.54 BSC .100 BSC е Н 14.61 15.88 .575 L 1.78 2.79 .070 .110 L1 1.65 .066 4 L2 1.78 .070 1.3 0.25 BSC 010 BSC 4.78 5.28 .188 .208

#### NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3\DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED 0.127 [.005\*] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- 5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.
- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7, CONTROLLING DIMENSION; INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

## D<sup>2</sup>Pak (TO-263AB) Part Marking Information


EXAMPLE: THIS IS AN IRF530S WITH


LOT CODE 8024

ASSEMBLED ON WW 02, 2000

IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position indicates "Lead — Free"






Note: For the most current drawing please refer to IR website at http://www.irf.com/package/


International

TOR Rectifier

## TO-262 Package Outline

Dimensions are shown in millimeters (inches)





S Y M		20				
	MILLIM	ETERS		INC	HES	OTES
8 0 L	MIN.	MAX.		MIN.	MAX.	S
А	4.06	4.83		.160	.190	
A1	2.03	3.02	Ш	.080	.119	
Ь	0.51	0.99	Ш	.020	.039	
ь1	0.51	0.89	Ш	.020	.035	5
b2	1,14	1.78	Ш	.045	.070	
ь3	1.14	1.73	Ш	.045	.068	5
С	0.38	0.74	Ш	.015	.029	
c1	0.38	0.58	Ш	.015	.023	5
c2	1,14	1.65	Ш	.045	.065	
D	8.38	9.65	Ш	.330	.380	3
D1	6.86	_	Ш	.270	_	4
E	9.65	10.67	Ш	.380	.420	3,4
E1	6.22	_		.245		4
е	2.54	BSC		.100 BSC		
L	13.46	14.10		.530	.555	
L1	_	1.65	Ш	_	.065	4
L2	3.56	3.71		.140	.146	

1. DMM-SCHOMO AND TOLERHOUSE FOR ASILE 14.0M-1994

2. DMM-SCHOOL AFE SHOWN IN MILLIETES (INC-5)


\$\frac{1}{2}\text{DMM-SCHOOL AFE SHOWN IN MILLIETES (INC-5)}

\$\frac{1}{2}\text{DMM-SCHOOL AFE SHOWN IN MILLIE MEDIT IN MILL


## TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L
LOT CODE 1789
ASSEMBLED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"



OR



Note: For the most current drawing please refer to IR website at <a href="http://www.irf.com/package/">http://www.irf.com/package/</a> www.irf.com


### IRLS/SL3036PbF


## D<sup>2</sup>Pak (TO-263AB) Tape & Reel Information


International

TOR Rectifier

Dimensions are shown in millimeters (inches)







#### NOTES:

- 1. COMFORMS TO EIA-418.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION MEASURED @ HUB.
- INCLUDES FLANGE DISTORTION @ OUTER EDGE.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 12/2008

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.