

### **Target Applications**


- Wireless charging
- Adapter
- Telecom

#### **Benefits**

- Higher power density designs
- Higher switching frequency
- Uses OptiMOS<sup>™</sup>5 Chip
- Reduced parts count wherever 5V supplies are available
- Driven directly from microcontrollers (slow switching)
- System cost reductions

#### Typical values (unless otherwise specified)

$V_{ extsf{DSS}}$	V <sub>GS</sub>	R <sub>DS(on)</sub> (max.)
80V min.	± 20V max	32mΩ @ 10V
$Q_{g tot}$	$Q_{\mathrm{gd}}$	$V_{gs(th)}$
4.7nC	1.8nC	1.7V



G

Gate



Pace part number	ase part number Package Type Stand			Orderable Part Number
Base part number	Package Type	Form Quantity		Orderable Part Number
IRL80HS120	PQFN 2mm x 2mm	Tape and Reel	4000	IRL80HS120




Figure 1 Typical On-Resistance vs. Gate Voltage

Figure 2 Typical On-Resistance vs. Drain Current

#### IRL80HS120



#### **Table of Contents**

### **Table of Contents**

Target A	pplicationspplications	1
•		
	Table	
	Contents	
Table of	Contents	
1	Parameters	3
2	Maximum ratings, Thermal, and Avalanche characteristics	4
3	Electrical characteristics	5
4	Electrical characteristic diagrams	6
Package	Information	
_	tion Information	
_	History	

#### **Parameters**



### **1** Parameters

### Table1 Key performance parameters

Parameter	Values	Units
V <sub>DS</sub>	80	V
R <sub>DS(on) max</sub>	32	mΩ
I <sub>D</sub> @ T <sub>C</sub> = 25°C	12.5	A
I <sub>D</sub> @ T <sub>A</sub> = 25°C	6.0	A

# Intin

#### Maximum ratings and thermal characteristics

### 2 Maximum ratings and thermal characteristics

Table 2 Maximum ratings (at T<sub>J</sub> = 25°C, unless otherwise specified)

Parameter	Symbol	Conditions	Values	Unit
Continuous Drain Current (Silicon Limited) 6 🗇	I <sub>D</sub>	$T_{C \text{ (Bottom)}} = 25^{\circ}\text{C}, V_{GS} @ 10\text{V}$	12.5	
Continuous Drain Current (Silicon Limited) 6	I <sub>D</sub>	$T_{C \text{ (Bottom)}} = 100^{\circ}\text{C}, V_{GS} @ 10\text{V}$	9.0	
Continuous Drain Current (Silicon Limited) (Source Bonding Technologies Limited)	I <sub>D</sub>	$T_{C \text{ (Bottom)}} = 25^{\circ}\text{C}, V_{GS} @ 10\text{V}$	10.2	А
Continuous Drain Current (Silicon Limited) ⑤	I <sub>D</sub>	T <sub>A</sub> = 25°C, V <sub>GS</sub> @ 10V	6.0	
Pulsed Drain Current ①	I <sub>DM</sub>	$T_{C (Bottom)} = 25^{\circ}C$	41	
Maximum Power Dissipation	$P_D$	$T_{C (Bottom)} = 25^{\circ}C$	11.5	
Maximum Power Dissipation	$P_D$	T <sub>C (Bottom)</sub> = 100°C	5.8	W
Maximum Power Dissipation	$P_D$	T <sub>A</sub> = 25°C	2.5	
Gate-to-Source Voltage	$V_{GS}$	-	± 20	V
Peak Soldering Temperature	T <sub>P</sub>	1	270	
Operating Junction and	T <sub>J</sub> ,T <sub>STG</sub>		-55 to + 175	°C
Storage Temperature Range	13,1316		33 (3 / 1/3	

#### Table 3 Thermal characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Junction-to-Case (Bottom) 4	$R_{ heta JC}$	-	-	-	13	
Junction-to-Case (Top) ④	$R_{ heta JC}$	-	-	-	90	°C/W
Junction-to-Ambient ⑤	$R_{ heta JA}$	-	-	-	60	C/W
Junction-to-Ambient ⑤	R <sub>θJA</sub> (<10s)	-	-	-	42	

#### **Table 4** Avalanche characteristics

Parameter	Symbol	Values	Unit
Single Pulse Avalanche Energy ②	E <sub>AS</sub>	22	mJ
Avalanche Current ②	I <sub>AR</sub>	7.5	А

#### **Notes:**

- ${\it O}$  Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25$ °C, L = 0.8mH,  $R_G = 50\Omega$ ,  $I_{AS} = 7.5$ A.
- ③ Pulse width ≤ 400 $\mu$ s; duty cycle ≤ 2%.
- ®  $R_{\theta}$  is measured at  $T_{J}$  of approximately 90°C.
- (5) When mounted on a 1 inch square PCB (FR-4). Please refer to AN-994 for more details.
- © Calculated continuous current based on maximum allowable junction temperature.
- ② Current is limited to 10.2A by source bonding technology.





### 3 Electrical characteristics

**Table 5** Static characteristics

Darameter	Symbol	Conditions	Values			llnit
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250 \mu A$	80	-	-	V
Breakdown Voltage Temp. Coefficient	$\Delta V_{(BR)DSS}/\Delta T_J$	Reference to $25^{\circ}$ C, $I_{D} = 1$ mA		38	-	mV/°C
Static Drain-to-Source On-Resistance	D	$V_{GS} = 10V, I_D = 7.5A$ ③	-	25	32	
Static Dialii-to-Source Oil-Resistance	$R_{DS(on)}$	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 3.8A ③	-	32	42	mΩ
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = 10 \mu A$	1.1	1.7	2.3	V
Gate Threshold Voltage Temp. Coefficient	$\Delta V_{GS(th)}/\Delta T_J$	ν <sub>DS</sub> – ν <sub>GS</sub> , η – 10μΑ	-	-6.4	-	mV°/C
Drain-to-Source Leakage Current	I <sub>DSS</sub>	$V_{DS} = 64V, V_{GS} = 0V$	-	-	1.0	μΑ
Cata to Course Femurald Leakers	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	Λ
Gate-to-Source Forward Leakage	$I_{GSS}$	V <sub>GS</sub> = -20V	-	-	100	nA
Gate Resistance	$R_{G}$	-	-	1.1	-	Ω

 Table 6
 Dynamic characteristics

Davamatav	Cumbal	Conditions	Values			l l m i t	
Parameter	Symbol	Symbol		Тур.	Max.	Unit	
Forward Trans conductance	gfs	$V_{DS} = 10V, I_D = 7.5A$	14	-	-	S	
Total Gate Charge	Qg		-	4.7	7.0		
Pre-Vth Gate-to-Source Charge	$Q_{gs1}$	I <sub>D</sub> = 7.5A	-	1.3	-		
Post-Vth Gate-to-Source Charge	$Q_{gs2}$	$V_{DS} = 40V$	-	0.6	-	nC	
Gate-to-Drain Charge	$Q_{\mathrm{gd}}$	$V_{GS} = 4.5V$	-	1.8	-	110	
Gate Charge Overdrive	$Q_{godr}$	- See Fig.8	-	1.0	-		
Switch Charge (Qgs2 + Qgd)	$Q_{sw}$		-	2.4	-		
Output Charge	Qoss	$V_{DS} = 40V, V_{GS} = 0V$	-	9.2	-	nC	
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD} = 40V$	-	7.6	-		
Rise Time	t <sub>r</sub>	$I_{D} = 7.5A$	-	22	-		
Turn-Off Delay Time	$t_{\text{d(off)}}$	$R_G = 2.7\Omega$	-	9.2	-	ns	
Fall Time	t <sub>f</sub>	V <sub>GS</sub> = 4.5V ③	-	10	-		
Input Capacitance	C <sub>iss</sub>	$V_{GS} = 0V$	-	540	-		
Output Capacitance	Coss	V <sub>DS</sub> = 25V	-	150	-		
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1.0 MHz	-	12	-	pF	
Output Capacitance	Coss	$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MHz$	-	410	-		
Output Capacitance	Coss	$V_{GS} = 0V, V_{DS} = 64V, f = 1.0MHz$	-	70	-		

Table 7 Reverse Diode

Parameter	Symbol Conditions		Values			Unit
raiailletei	Syllibot	Conditions	Min.	Тур.	Max.	Oilit
Continuous Source Current	1	MOSFET symbol			12.5	
(Body Diode) ⑥⑦	Is	showing the $(   \mathbf{A} \mathbf{A} )$	-	-	12.5	۸
Pulsed Source Current	1	integral reverse			41	^
(Body Diode) ①	I <sub>SM</sub>	p-n junction diode.	-	-	41	
Diode Forward Voltage	$V_{SD}$	$T_J = 25$ °C, $I_S = 7.5$ A, $V_{GS} = 0$ V 3	-	-	1.2	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = 25$ °C, $I_F = 7.5$ A, $V_{DD} = 40$ V	-	26	-	ns
Reverse Recovery Charge	Q <sub>rr</sub>	di/dt = 100A/μs	-	21	-	nC





### 4 Electrical characteristic diagrams




Figure 3 Typical Output Characteristics

Figure 4 Typical Output Characteristics




Figure 5 Typical Transfer Characteristics

Figure 6 Normalized On-Resistance vs. Temperature

#### **Electrical characteristic diagrams**






Figure 7 Typical Capacitance vs. Drain-to-Source Voltage

Figure 8 Typical Gate Charge vs. Gate-to-Source Voltage




Figure 9 Typical Source-Drain Diode Forward Voltage

Figure 10 Maximum Safe Operating Area








Figure 11 Maximum Drain Current vs. Case Temperature

Figure 12 Typical Threshold Voltage vs. Junction Temperature




Figure 13 Maximum Avalanche Energy vs. Drain Current








Figure 14 Typical Avalanche Current vs. Pulse Width




Figure 15 Maximum Effective Transient Thermal Impedance, Junction-to-Case

#### **Electrical characteristic diagrams**






Figure 16 Peak Diode Recovery dv/dt Test Circuit for N-Channel Power MOSFETs




Figure 17a Gate Charge Test Circuit

Figure 17b Gate Charge Waveform








Figure 18a Unclamped Inductive Test Circuit

Figure 18b Unclamped Inductive Waveforms





Figure 19a Switching Time Test Circuit

Figure 19b Switching Time Waveforms



### 5 Package Information


#### PQFN 2 x 2 Outline Package Details



For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136: http://www.infineon.com/technical-info/appnotes/an-1136.pdf

For more information on package inspection techniques, please refer to application note AN-1154: http://www.infineon.com/technical-info/appnotes/an-1154.pdf

#### PQFN 2 x 2 Part Marking





Note: For the most current drawing please refer to website at: www.irf.com/package/

#### Package Information



#### PQFN 2 x 2 Tape and Reel





NOTE: The Surface Resistivity is  $10^4 - 10^8$  OHM/SQ

Note: For the most current drawing please refer to website at: www.irf.com/package/

#### **Qualification Information**



## **6** Qualification Information

**Qualification Information** 

Qualification Level	Industrial (per JEDEC JESD47F) †				
Moisture Sensitivity Level	PQFN 2 mm x 2 mm (per JEDEC J-STD-020D) <sup>†</sup>				
RoHS Compliant	Yes				

<sup>†</sup> Applicable version of JEDEC standard at the time of product release.





### **Revision History**

### Major changes since the last revision

Page or Reference	Revision	Date	Description of changes
All pages	1.0	2016-09-21	First release data sheet as Provisional.
All pages	1.1	2016-10-17	<ul><li>Added Switch Time test data.</li><li>Datasheet released as Provisional.</li></ul>
All pages	1.2	2017-03-29	<ul> <li>Parts tested as Unique datasheet with revised current and all other tests</li> <li>Updated datasheet in new Infineon Template</li> <li>Datasheet completed and removed "Approved (Not Released)" from page 1.</li> </ul>
All pages	2.0	2017-06-20	<ul> <li>Table 5— Idss—Corrected typo error for Vds from 48V to 64V—page 5</li> <li>First release data sheet as Final.</li> </ul>
All pages	2.1	2018-05-08	Corrected typo on part marking from "80HS120" to "S120" to matched actual marking on the devices –page12
All pages	2.2	2019-12-13	• Features-Corrected from "IR MOSFET /OptiMOS™5" to "OptiMOS™5" to in line with the technology positioning of product –page 1.

#### **Trademarks of Infineon Technologies AG**

µHVIC™, µIPM™, µPFC™, AU-ConvertIR™, AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, CoolDP™, CoolGaN™, COOLIR™, CoolMOS™, CoolSiC™, DAVE™, DI-POL™, DirectFET™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, GaNpowiR™, HEXFET™, HITFET™, HybridPACK™, iMOTION™, IRAM™, ISOFACE™, IsoPACK™, LEDrivIR™, LITIX™, MIPAQ™, ModSTACK™, my-d™, NovalithiC™, OPTIGA™, OptiMOS™, ORIGA™, PowiRaudio™, PowiRStage™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, SmartLEWIS™, SOLID FLASH™, SPOC™, StrongIRFET™, SupIRBuck™, TEMPFET™, TRENCHSTOP™, TriCore™, UHVIC™, XHP™, XMC™

Trademarks updated November 2015

#### Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

IMPORTANT NOTICE

Edition 2015-05-06 Published by Infineon Technologies AG 81726 Munich, Germany

© 2016 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

**Document reference** 

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.