


# N-channel 650 V, 19 mΩ typ., 96 A MDmesh M5 Power MOSFET in a Max247 package



#### Max247



AM01475v1\_noZen

#### **Features**

Order code	V <sub>DS</sub> at T <sub>J</sub> max.	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STY112N65M5	710 V	22 mΩ	96 A

- Extremely low R<sub>DS(on)</sub>
- · Low gate charge and input capacitance
- · Excellent switching performance
- 100% avalanche tested

### **Applications**

· Switching applications

#### **Description**

This device is an N-channel Power MOSFET based on the MDmesh M5 innovative vertical process technology combined with the well-known PowerMESH horizontal layout. The resulting product offers extremely low on-resistance, making it particularly suitable for applications requiring high power and superior efficiency.



# Product status link STY112N65M5

Product summary				
Order code STY112N65M5				
Marking	112N65M5			
Package Max247				
Packing	Tube			



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±25	V
I_	Drain current (continuous) at T <sub>C</sub> = 25 °C	96	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	61	
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	384	Α
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	625	W
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>J</sub> max.)	12	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	2400	mJ
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	15	V/ns
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
TJ	Operating junction temperature range	-55 to 150	°C

<sup>1.</sup> Pulse width is limited by safe operating area.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJC</sub>	Thermal resistance, junction-to-case	0.2	°C/W
R <sub>thJA</sub>	Thermal resistance, junction-to-ambient	30	°C/W

DS6035 - Rev 4 page 2/12

<sup>2.</sup>  $I_{SD} \le 96$  A,  $di/dt \le 400$  A/ $\mu$ s,  $V_{DS}$  (peak)  $< V_{(BR)DSS}$ ,  $V_{DD} = 400$  V.



### 2 Electrical characteristics

 $T_C$  = 25 °C unless otherwise specified.

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
lass	Zoro goto voltago drain ourrent	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V			10	
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS}$ = 0 V, $V_{DS}$ = 650 V, $T_{C}$ = 125 °C <sup>(1)</sup>			100	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 48 A		19	22	mΩ

<sup>1.</sup> Specified by design, not tested in production.

**Table 4. Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	16870	-	pF
C <sub>oss</sub>	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	365	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	7	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	V <sub>DS</sub> = 0 to 520 V, V <sub>GS</sub> = 0 V	-	1333	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	V <sub>DS</sub> = 0 to 520 V, V <sub>GS</sub> = 0 V		350	-	pF
$R_{G}$	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	1.26	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 520 V, I <sub>D</sub> = 48 A	-	350	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	97	-	nC
$Q_{gd}$	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	-	118	-	nC

C<sub>O(tr)</sub> is an equivalent capacitance that provides the same charging time as C<sub>OSS</sub> while V<sub>DS</sub> is rising from 0 V to the stated value.

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(v)</sub>	Voltage delay time	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 64 A,	-	267	-	ns
t <sub>r(v)</sub>	Voltage rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	79	-	ns
t <sub>f(i)</sub>	Current fall time	(see Figure 15. Test circuit for inductive load switching and diode recovery times	-	53	-	ns
t <sub>c(off)</sub>	Crossing time	and Figure 18. Switching time waveform)	-	140	-	ns

DS6035 - Rev 4 page 3/12

<sup>2.</sup>  $C_{o(er)}$  is an equivalent capacitance that provides the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 V to the stated value.



Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		96	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		384	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 96 A, V <sub>GS</sub> = 0 V	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 96 A, di/dt = 100 A/μs,	-	570		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V	-	17		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	60		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 96 A, di/dt = 100 A/μs,	-	695		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V, T <sub>J</sub> = 150 °C	-	26		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	73		Α


<sup>1.</sup> Pulse width is limited by safe operating area.


DS6035 - Rev 4 page 4/12


<sup>2.</sup> Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%.





### 2.1 Electrical characteristics (curves)














DS6035 - Rev 4 page 5/12



Figure 7. Typical gate charge characteristics




Figure 8. Typical capacitance characteristics




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized on-resistance vs temperature




Figure 11. Typical output capacitance stored energy





Figure 12. Typical switching energy vs gate resistance



Note: E<sub>on</sub> including reverse recovery of a SiC diode.

DS6035 - Rev 4 page 6/12








### 3 Test circuits

Figure 13. Test circuit for resistive load switching times

AM01468v1







DS6035 - Rev 4 page 7/12




## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## 4.1 Max247 package information

Figure 19. Max247 package outline



0094330\_5

DS6035 - Rev 4 page 8/12



Table 7. Max247 package mechanical data

Dim.	mm				
Dilli.	Min.	Тур.	Max.		
A	4.70	-	5.30		
A1	2.20	-	2.60		
b	1.00	-	1.40		
b1	2.00	-	2.40		
b2	3.00	-	3.40		
С	0.40	-	0.80		
D	19.70	-	20.30		
е	5.35	-	5.55		
E	15.30	-	15.90		
L	14.20	-	15.20		
L1	3.70	-	4.30		

DS6035 - Rev 4 page 9/12



## **Revision history**

Table 8. Document revision history

Date	Revision	Changes
20-Jan-2009	1	First release.
20-May-2011	2	Document status pomoted from preliminary data to datasheet.
03-May-2012	3	Section 4: Package mechanical data has been updated.
		Updated title, Internal schematic, Features and Description on cover page.
18-Jul-2022	4	Updated I <sub>AR</sub> value in Table 1. Absolute maximum ratings and updated Table 2. Thermal data.
		Minor text changes.

DS6035 - Rev 4 page 10/12



## **Contents**

1	Electrical ratings				
2	Elec	etrical characteristics	3		
	2.1	Electrical characteristics (curves)	5		
3	Test	circuits	7		
4	Pac	kage information	8		
	4.1	Max247 package information	8		
Rev	/ision	history	10		



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved

DS6035 - Rev 4 page 12/12