

MOSFET

OptiMOS™ 5 Linear FET 2, 100 V

Features

- Ideal for hot-swap and e-fuse applications
- Very low on-resistance $R_{DS(on)}$
- Wide safe operating area SOA
- Low $V_{GS(th)}$ spread
- Improved current sharing
- N-channel, normal level
- 100% avalanche tested
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21




Product validation

Fully qualified according to JEDEC for Industrial Applications

Table 1 Key performance parameters

Parameter	Value	Unit
V_{DS}	100	V
$R_{DS(on),max}$	1.85	mΩ
I_D	285	A
I_{pulse} ($V_{DS}=56$ V, $t_p=10$ ms)	12	A

PG-HSOG-4



Part number	Package	Marking	Related links
IPM018N10NM5LF2	PG-HSOG-4	18N10LF2	-



Table of contents

Description 1

Maximum ratings 3

Thermal characteristics 3

Electrical characteristics 4

Electrical characteristics diagrams 6

Package outlines 11

Revision history 14

Trademarks 15

Disclaimer 15

1 Maximum ratings

at $T_A=25\text{ °C}$, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Continuous drain current ¹⁾	I_D	-	-	285	A	$V_{GS}=10\text{ V}, T_C=25\text{ °C}$
				204		$V_{GS}=10\text{ V}, T_C=100\text{ °C}$
				213		$V_{GS}=15\text{ V}, T_C=100\text{ °C}$
				30		$V_{GS}=10\text{ V}, T_A=25\text{ °C}, R_{thJA}=40\text{ °C/W}^{2)}$
Pulsed drain current ³⁾	$I_{D,pulse}$	-	-	1140	A	$T_A=25\text{ °C}$
Avalanche energy, single pulse ⁴⁾	E_{AS}	-	-	807	mJ	$I_D=100\text{ A}, R_{GS}=25\text{ }\Omega$
Gate source voltage	V_{GS}	-20	-	20	V	-
Power dissipation	P_{tot}	-	-	349	W	$T_C=25\text{ °C}$
				3.8		$T_A=25\text{ °C}, R_{thJA}=40\text{ °C/W}^{2)}$
Operating and storage temperature	T_j, T_{stg}	-55	-	175	°C	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.

²⁾ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

³⁾ See Diagrams 3 and 4 for more detailed information

⁴⁾ See Diagram 14 for more detailed information

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	-	0.43	°C/W	-
Thermal resistance, junction - ambient, 6 cm ² cooling area ⁵⁾	R_{thJA}			40		
Thermal resistance, junction - ambient, minimal footprint	R_{thJA}			62		

⁵⁾ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

3 Electrical characteristics

at $T_j=25\text{ °C}$, unless otherwise specified

Table 4 Static characteristics

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(BR)DSS}$	100	-	-	V	$V_{GS}=0\text{ V}$, $I_D=1\text{ mA}$
Gate threshold voltage	$V_{GS(th)}$	2.85	3.15	3.45	V	$V_{DS}=V_{GS}$, $I_D=240\text{ }\mu\text{A}$
Zero gate voltage drain current	I_{DSS}	-	0.1	1	μA	$V_{DS}=100\text{ V}$, $V_{GS}=0\text{ V}$, $T_j=25\text{ °C}$
			10	100		$V_{DS}=100\text{ V}$, $V_{GS}=0\text{ V}$, $T_j=125\text{ °C}$
Gate-source leakage current	I_{GSS}	-	10	100	nA	$V_{GS}=20\text{ V}$, $V_{DS}=0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	1.4	1.7	m Ω	$V_{GS}=15\text{ V}$, $I_D=100\text{ A}$
			1.6	1.85		$V_{GS}=10\text{ V}$, $I_D=100\text{ A}$
Gate resistance	R_G	-	1.4	2.1	Ω	-
Transconductance	g_{fs}	65	130	-	S	$ V_{DS} \geq 2 I_D R_{DS(on)max}$, $I_D=100\text{ A}$

Table 5 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Input capacitance ⁶⁾	C_{iss}	-	11000	14000	pF	$V_{GS}=0\text{ V}$, $V_{DS}=50\text{ V}$, $f=1\text{ MHz}$
Output capacitance ⁶⁾	C_{oss}		1600	2100		
Reverse transfer capacitance ⁶⁾	C_{rss}		61	110		
Turn-on delay time	$t_{d(on)}$	-	23	-	ns	$V_{DD}=50\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=100\text{ A}$, $R_{G,ext}=1.6\text{ }\Omega$
Rise time	t_r		23			
Turn-off delay time	$t_{d(off)}$		36			
Fall time	t_f		16			

⁶⁾ Defined by design. Not subject to production test.

Table 6 Gate charge characteristics ⁷⁾

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Gate to source charge	Q_{gs}	-	74	-	nC	$V_{DD}=50\text{ V}$, $I_D=100\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Gate charge at threshold	$Q_{g(th)}$		35	-	nC	
Gate to drain charge ⁸⁾	Q_{gd}		25	38	nC	
Switching charge	Q_{sw}		64	-	nC	
Gate charge total ⁸⁾	Q_g		142	178	nC	
Gate plateau voltage	$V_{plateau}$		6.6	-	V	
Gate charge total, sync. FET	$Q_{g(sync)}$	-	128	-	nC	$V_{DS}=0.1\text{ V}$, $V_{GS}=0\text{ to }10\text{ V}$
Output charge ⁸⁾	Q_{oss}	-	181	241	nC	$V_{DS}=50\text{ V}$, $V_{GS}=0\text{ V}$

⁷⁾ See "Gate charge waveforms" for parameter definition

⁸⁾ Defined by design. Not subject to production test.


Table 7 Reverse diode

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Diode continuous forward current	I_S	-	-	285	A	$T_C=25\text{ °C}$
Diode pulse current	$I_{S,pulse}$			1140		
Diode forward voltage	V_{SD}	-	0.84	1.0	V	$V_{GS}=0\text{ V}$, $I_F=100\text{ A}$, $T_J=25\text{ °C}$
Reverse recovery time ⁹⁾	t_{rr}	-	58	116	ns	$V_R=50\text{ V}$, $I_F=100\text{ A}$, $di_F/dt=100\text{ A}/\mu\text{s}$
Reverse recovery charge ⁹⁾	Q_{rr}		118	236	nC	

⁹⁾ Defined by design. Not subject to production test.


4 Electrical characteristics diagrams

Diagram 1: Power dissipation




$$P_{tot}=f(T_c)$$

Diagram 2: Drain current




$$I_D=f(T_c); V_{GS}\geq 10\text{ V}$$

Diagram 3: Safe operating area




$$I_D=f(V_{DS}); T_c=25\text{ °C}; D=0; \text{parameter: } t_p$$

Diagram 4: Safe operating area




$$I_D=f(V_{DS}); T_c=125\text{ °C}; D=0; \text{parameter: } t_p$$

Diagram 5: Max. transient thermal impedance




$$Z_{thJC} = f(t_p); \text{ parameter: } D = t_p / T$$

Diagram 6: Typ. output characteristics




$$I_D = f(V_{DS}, T_j = 25^\circ\text{C}); \text{ parameter: } V_{GS}$$

Diagram 7: Typ. drain-source on resistance




$$R_{DS(on)} = f(I_D, T_j = 25^\circ\text{C}); \text{ parameter: } V_{GS}$$

Diagram 8: Typ. transfer characteristics




$$I_D = f(V_{GS}, |V_{DS}| > 2|I_D|R_{DS(on)max}); \text{ parameter: } T_j$$

Diagram 9: Typ. drain-source on resistance




$$R_{DS(on)} = f(V_{GS}), I_D = 100 \text{ A; parameter: } T_j$$

Diagram 10: Normalized drain-source on resistance




$$R_{DS(on)} = f(T_j), I_D = 100 \text{ A, } V_{GS} = 10 \text{ V}$$

Diagram 11: Typ. gate threshold voltage




$$V_{GS(th)} = f(T_j), V_{GS} = V_{DS}; \text{ parameter: } I_D$$

Diagram 12: Typ. capacitances




$$C = f(V_{DS}); V_{GS} = 0 \text{ V; } f = 1 \text{ MHz}$$

Diagram 13: Forward characteristics of reverse diode




$I_F = f(V_{SD})$; parameter: T_j

Diagram 14: Avalanche characteristics




$I_{AS} = f(t_{AV})$; $R_{GS} = 25 \Omega$; parameter: $T_{j,start}$

Diagram 15: Typ. gate charge




$V_{GS} = f(Q_{gate})$, $I_D = 100$ A pulsed, $T_j = 25$ °C; parameter: V_{DD}

Diagram 16: Min. drain-source breakdown voltage




$V_{BR(DSS)} = f(T_j)$; $I_D = 1$ mA

Gate charge waveforms



5 Package outlines



PACKAGE - GROUP NUMBER: PG-HSOG-4-U01					
DIMENSIONS	MILLIMETERS		DIMENSIONS	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	1.50	1.70	e	2.00	
A1	0.00	0.15	H	7.80	8.20
A2	0.40	0.60	H1	5.00	
A3	0.20		L	0.60	
b	0.90	1.10	L1	1.10	
b1	0.00	0.25	N	4	
c	0.20		Θ	0°	8°
D	6.10	6.40	Θ1	8°	12°
D1	0.70		aaa	0.10	
D2	2.04		bbb	0.05	
E	7.80	8.20			
E1	6.80				
E2	7.86				

NOTES: DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS
 N IS THE NUMBER OF LEADS

Figure 1 Outline PG-HSOG-4, dimensions in mm





Figure 2 Footprint drawing PG-HSOG-4, dimensions in mm



All dimensions are in units mm


The drawing is in compliance with ISO 128-30, Projection Method 1 []

Figure 3 Packaging variant PG-HSOG-4, dimensions in mm

Revision history

IPM018N10NM5LF2

Revision 2025-03-07, Rev. 1.0

Previous revisions

Revision	Date	Subjects (major changes since last revision)
1.0	2025-03-07	Release of final datasheet

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by

Infineon Technologies AG

81726 München, Germany

© 2025 Infineon Technologies AG

All Rights Reserved.

Important notice

The products which may also include samples and may be comprised of hardware or software or both ("Product") are sold or provided and delivered by Infineon Technologies AG and its affiliates ("Infineon") subject to the terms and conditions of the frame supply contract or other written agreement(s) executed by a customer and Infineon or, in the absence of the foregoing, the applicable Sales Conditions of Infineon. General terms and conditions of a customer or deviations from applicable Sales Conditions of Infineon shall only be binding for Infineon if and to the extent Infineon has given its express written consent.

For the avoidance of doubt, Infineon disclaims all warranties of non-infringement of third-party rights and implied warranties such as warranties of fitness for a specific use/purpose or merchantability.

Infineon shall not be responsible for any information with respect to samples, the application or customer's specific use of any Product or for any examples or typical values given in this document.

The data contained in this document is exclusively intended for technically qualified and skilled customer representatives. It is the responsibility of the customer to evaluate the suitability of the Product for the intended application and the customer's specific use and to verify all relevant technical data contained in this document in the intended application and the customer's specific use. The customer is responsible for properly designing, programming, and testing the functionality and safety of the intended application, as well as complying with any legal requirements related to its use.

Unless otherwise explicitly approved by Infineon, Products may not be used in any application where a failure of the Product or any consequences of the use thereof can reasonably be expected to result in personal injury. However, the foregoing shall not prevent the customer from using any Product in such fields of use that Infineon has explicitly designed and sold it for, provided that the overall responsibility for the application lies with the customer.

If the Product includes security features:

Because no computing device can be absolutely secure, and despite security measures implemented in the Product, Infineon does not guarantee that the Product will be free from intrusion, data theft or loss, or other breaches ("Security Breaches"), and Infineon shall have no liability arising out of any Security Breaches.

If this document includes or references software:

The software is owned by Infineon under the intellectual property laws and treaties of the United States, Germany, and other countries worldwide. All rights reserved. Therefore, you may use the software only as provided in the software license agreement accompanying the software. If no software license agreement applies, Infineon hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) under its intellectual property rights in the software (a) for software provided in source code form, to modify and reproduce the software solely for use with Infineon hardware products, only internally within your organization, and (b) to distribute the software in binary code form externally to end users, solely for use on Infineon hardware products. Any other use, reproduction, modification, translation, or compilation of the software is prohibited.

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).