

SIC MOSFET

CoolSiC™ MOSFET 650 V G2

Built on Infineon's robust 2nd generation Silicon Carbide trench technology, the 650 V CoolSiC™ MOSFET delivers unparalleled performance, superior reliability, and great ease of use. It enables cost effective, highly efficient, and simplified designs to fulfill the ever-growing system and market needs.

TAR 12

Drain

Q-DPAK

Features

- Ultra-low switching losses
- Benchmark gate threshold voltage, $V_{GS(th)} = 4.5 \text{ V}$
- Robust against parasitic turn-on even with 0 V turn-off gate voltage
- Flexible driving voltage and compatible with bipolar driving scheme
- Robust body diode operation under hard commutation events
- .XT interconnection technology for best-in-class thermal performance

Benefits

- · Enables high efficiency and high power density designs
- Facilitates great ease of use and integration
- Provides the best price performance ratio compared to Industry's most ambitious roadmaps
- · Reduces the size, weight and bill of materials of the systems
- · Enhances system robustness and reliability

Potential applications

- SMPS
- Solar PV inverters
- · Energy storage and battery formation
- UPS
- EV charging infrastructure
- Motor drives

Product validation


Fully qualified according to JEDEC for Industrial Applications

Please note: The source and driver source pins are not exchangeable. Their exchange might lead to malfunction.



| Parameter | Value | Unit |
|---|-------|------|
| $V_{\rm DSS}$ over full $T_{\rm j,range}$ | 650 | V |
| $R_{\mathrm{DS(on),typ}}$ | 14.5 | mΩ |
| R _{DS(on),max} | 18 | mΩ |
| $Q_{G,typ}$ | 79 | nC |
| $I_{\rm D,pulse}$ | 396 | А |
| Q _{oss} @ 400 V | 148 | nC |
| E _{oss} @ 400 V | 20.1 | μЈ |

| Part number | Package | Marking | Related links |
|---------------|-------------|----------|----------------|
| IMDQ65R015M2H | PG-HDSOP-22 | 65R015M2 | see Appendix A |





Public

CoolSiC™ MOSFET 650 V G2 IMDQ65R015M2H



Table of contents

| Description | 1 |
|-------------------------------------|----|
| · Maximum ratings . . | |
| Thermal characteristics | |
| Operating range | |
| Electrical characteristics | 6 |
| Electrical characteristics diagrams | 8 |
| Test circuits | |
| Package outlines | 14 |
| Appendix A | 17 |
| Revision history | |
| Trademarks | |
| Disclaimer | 18 |



1 Maximum ratings

at $T_i = 25$ °C, unless otherwise specified.

Note: for optimum lifetime and reliability, Infineon recommends operating conditions that do not exceed 80% of the maximum ratings stated in this datasheet.

Table 2 Maximum ratings

| Parameter | Symphol | Values | | | Linit | Note / Test candition | |
|--|------------------|--------|------|------------|-------|---|--|
| raiailletei | Symbol | Min. | Тур. | Max. | Onic | Note / Test condition | |
| Continuous DC drain current 1) | I _{DDC} | - | - | 94 75 | А | $T_c = 25$ °C $T_c = 100$ °C | |
| Peak drain current ²⁾ | I _{DM} | - | - | 396 | А | $T_{\rm c}$ = 25°C, $V_{\rm GS}$ = 18 V | |
| Avalanche energy, single pulse | E _{AS} | - | - | 372 | mJ | / = 12.0 A 1/ = 50 V: soo table 11 | |
| Avalanche energy, repetitive | E_{AR} | - | - | 1.86 | mJ | I _D = 13.9 A, V _{DD} = 50 V; see table 11 | |
| Avalanche current, single pulse | I _{AS} | - | - | 13.9 | А | - | |
| MOSFET <i>dv/dt</i> ruggedness | dv/dt | - | - | 200 | V/ns | V _{DS} = 0400 V | |
| Gate source voltage (static) 3) | V_{GS} | -7 | - | 23 | V | - | |
| Gate source voltage (transient) | $V_{\rm GS}$ | -10 | - | 25 | V | t _p ≤ 500 ns, duty cycle ≤ 1% | |
| Power dissipation | P _{tot} | - | - | 499 | W | T _c = 25°C | |
| Storage temperature | $T_{\rm stg}$ | -55 | - | 150 | °C | | |
| Operating junction temperature | T _j | -55 | - | 175 | °C | - | |
| Mounting torque | - | - | - | n.a. | Ncm | | |
| Continuous reverse drain current 1) | I _{SDC} | - | - | 94 87 | А | $V_{GS} = 18 \text{ V}, T_c = 25^{\circ}\text{C}$ $V_{GS} = 0 \text{ V}, T_c = 25^{\circ}\text{C}$ | |
| Peak reverse drain current ²⁾ | I _{SM} | - | - | 396 121 | А | $T_c = 25$ °C, $t_p \le 250$ ns $T_c = 25$ °C | |
| Insulation withstand voltage | V _{ISO} | - | - | n.a. | V | $V_{\rm rms}$, $T_{\rm c} = 25$ °C, $t = 1$ min | |

¹⁾ Limited by $T_{j,max}$.

Pulse width t_{pulse} limited by $T_{\text{j,max}}$.

³⁾ The maximum gate-source voltage in the application design should be in accordance to IPC-9592B.



2 Thermal characteristics

Table 3 Thermal characteristics

| Davamatar | Symbol | | Values | | 11:4:4 | Note / Test condition |
|---|---------------|------|--------|------|--------|---|
| Parameter | Symbol | Min. | Тур. | Max. | Unit | |
| Thermal resistance, junction - case | $R_{th(j-c)}$ | - | - | 0.30 | °C/W | Not subject to production test. Parameter verified by design/characterization according to JESD51-14. |
| Soldering temperature, reflow soldering allowed | T_{sold} | - | - | 260 | °C | reflow MSL3 |



3 Operating range

Table 4 Operating range

| Parameter | Symbol | | Values | | Unit | Note / Test condition |
|------------------------------|-------------------|------|--------|------|-------|-----------------------|
| raiailletei | Syllibol | Min. | Тур. | Max. | Offic | Note / Test condition |
| Recommended turn-on voltage | $V_{\rm GS(on)}$ | - | 18 | - | V | |
| Recommended turn-off voltage | $V_{\rm GS(off)}$ | - | 0 | - | V | - |



4 Electrical characteristics

at $T_i = 25$ °C, unless otherwise specified

Table 5 Static characteristics

| Parameter | Symbol | Values | | | Linit | Nate / Test condition |
|--|------------------|--------|--------------------------|-------------------|-------|---|
| raiailletei | Syllibor | Min. | Тур. | Max. | | Note / Test condition |
| Drain-source voltage | $V_{\rm DSS}$ | 650 | - | - | V | $V_{\rm GS} = 0 \text{ V}, I_{\rm D} = 1.3 \text{ mA}$ |
| Gate threshold voltage $^{4)}$ $V_{GS(i)}$ | | 3.5 | 4.5 | 5.6 | V | $V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 13 \text{ mA}$ |
| Zero gate voltage drain current | I _{DSS} | - | 1 3 | 75 - | μΑ | $V_{\rm DS} = 650 \text{ V}, V_{\rm GS} = 0 \text{ V}, T_{\rm j} = 25^{\circ}\text{C}$ $V_{\rm DS} = 650 \text{ V}, V_{\rm GS} = 0 \text{ V}, T_{\rm j} = 175^{\circ}\text{C}$ |
| Gate-source leakage current | $I_{\rm GSS}$ | - | - | 100 | nA | $V_{\rm GS} = 20 \text{ V}, V_{\rm DS} = 0 \text{ V}$ |
| Drain-source on-state resistance | $R_{ m DS(on)}$ | - | 19 14.5 13.2 24 | - 18 - - | mΩ | $V_{GS} = 15 \text{ V}, I_D = 64.2 \text{ A}, T_j = 25^{\circ}\text{C}$ $V_{GS} = 18 \text{ V}, I_D = 64.2 \text{ A}, T_j = 25^{\circ}\text{C}$ $V_{GS} = 20 \text{ V}, I_D = 64.2 \text{ A}, T_j = 25^{\circ}\text{C}$ $V_{GS} = 18 \text{ V}, I_D = 64.2 \text{ A}, T_j = 175^{\circ}\text{C}$ |
| Internal gate resistance $R_{G,int}$ | | - | 2.1 | - | Ω | f= 1 MHz |

Tested after 1 ms pulse at V_{GS} = +20 V. "Linear mode" operation is not recommended. For assessment of potential "linear mode" operation, please contact Infineon sales office.

Table 6 Dynamic characteristics

External parasitic elements (PCB layout) influence switching behavior significantly. Stray inductances and coupling capacitances must be minimized. For layout recommendations please use provided application notes or contact Infineon sales office.

| Darameter | Symbol | | Values | | | Nieto / Test son dition | |
|--|------------------|------|--------|------|------|--|--|
| Parameter | Symbol | Min. | Тур. | Max. | Onit | Note / Test condition | |
| Input capacitance | $C_{\rm iss}$ | - | 2792 | - | pF | | |
| Reverse transfer capacitance | C _{rss} | - | 16 | - | pF | $V_{GS} = 0 \text{ V}, V_{DS} = 400 \text{ V}, f = 250 \text{ kHz}$ | |
| Output capacitance 5) | C _{oss} | - | 207 | 269 | pF | | |
| Output charge ⁵⁾ | Q _{oss} | - | 148 | 192 | nC | calculation based on C _{oss} | |
| Effective output capacitance, energy related ⁶⁾ | $C_{ m o(er)}$ | - | 251 | - | pF | $V_{GS} = 0 \text{ V},$ $V_{DS} = 0400 \text{ V}$ | |
| Effective output capacitance, time related ⁷⁾ | $C_{ m o(tr)}$ | - | 371 | - | pF | $I_{\rm D}$ = constant, $V_{\rm GS}$ = 0 V, $V_{\rm DS}$ = 0 400 V | |
| Turn-on delay time | $t_{\sf d(on)}$ | - | 11.6 | - | ns | | |
| Rise time | t _r | - | 14.7 | - | ns | $V_{\rm DD} = 400 \text{V}, \ V_{\rm GS} = 0/18 \text{V}, \ I_{\rm D} = 64.2 \text{A}, \ R_{\rm G,ext} = 1.8 \Omega; \ \text{see table } 10$ | |
| Turn-off delay time | $t_{\sf d(off)}$ | - | 22 | - | ns | | |
| Fall time | t_{f} | - | 6.4 | - | ns | izee ranie 10 | |



Dynamic characteristics Table 6

External parasitic elements (PCB layout) influence switching behavior significantly. Stray inductances and coupling capacitances must be minimized.
For layout recommendations please use provided application notes or contact Infineon sales office.

| Parameter | Symbol | | Values | | Linit | Note / Test condition | |
|---|------------------|------|--------|------|-------|--|--|
| | Symbol | Min. | Тур. | Max. | Oilit | | |
| Turn-ON switching losses ⁸⁾ | E _{on} | - | 84 | - | μJ | | |
| Turn-OFF switching losses ⁸⁾ | E _{off} | - | 138 | - | μJ | $V_{\rm DD} = 400 \text{ V}, V_{\rm GS} = 0/18 \text{ V},$ $I_{\rm D} = 64.2 \text{ A}, R_{\rm G,ext} = 1.8 \Omega$ | |
| Total switching losses ⁸⁾ | E _{tot} | - | 222 | - | μJ | -D | |

Maximum specification is defined by calculated six sigma upper confidence bound.

Table 7 **Gate charge characteristics**

| Parameter | Symbol | | Values | | Linit | Note / Test condition | |
|-------------------------------|--------------|------|--------|------|-------|--|--|
| Parameter | Syllibot | Min. | Тур. | Max. | Oilit | Note / Test condition | |
| Plateau gate to source charge | $Q_{GS(pl)}$ | - | 21 | - | nC | | |
| Gate to drain charge | Q_{GD} | - | 15 | - | | $V_{\rm DD} = 400 \text{V}, I_{\rm D} = 64.2 \text{A},$ $V_{\rm GS} = 0 \text{to} 18 \text{V}$ | |
| Total gate charge | Q_{G} | - | 79 | - | nC | V _{GS} 0 to 10 v | |

Reverse diode characteristics Table 8

| Parameter | Symbol | | Values | | | Note / Test condition |
|--|-------------------|------|------------|------|-------|--|
| raiailletei | Syllibol | Min. | Тур. | Max. | Oilit | Note / Test condition |
| Drain-source reverse voltage | $V_{\rm SD}$ | - | 4.3 | - | V | $V_{GS} = 0 \text{ V}, I_{S} = 64.2 \text{ A}, T_{j} = 25^{\circ}\text{C}$ |
| MOSFET forward recovery time | t _{fr} | - | 22 16 | - | ns | $V_{DD} = 400 \text{ V}, I_{S} = 64.2 \text{ A},$ $di_{S}/dt = 1000 \text{ A/}\mu\text{s}; \text{ see table 9}$ $V_{DD} = 400 \text{ V}, I_{S} = 64.2 \text{ A},$ $di_{S}/dt = 4000 \text{ A/}\mu\text{s}; \text{ see table 9}$ |
| MOSFET forward recovery charge ⁹⁾ | Q_{fr} | - | 154 258 | - | nC | $V_{DD} = 400 \text{ V}, I_{S} = 64.2 \text{ A},$ $di_{S}/dt = 1000 \text{ A/}\mu\text{s}; \text{ see table 9}$ $V_{DD} = 400 \text{ V}, I_{S} = 64.2 \text{ A},$ $di_{S}/dt = 4000 \text{ A/}\mu\text{s}; \text{ see table 9}$ |
| MOSFET peak forward recovery current | I _{frm} | - | 14.3 32 | - | А | $V_{DD} = 400 \text{ V}, I_{S} = 64.2 \text{ A},$ $di_{S}/dt = 1000 \text{ A/}\mu\text{s}; \text{ see table 9}$ $V_{DD} = 400 \text{ V}, I_{S} = 64.2 \text{ A},$ $di_{S}/dt = 4000 \text{ A/}\mu\text{s}; \text{ see table 9}$ |

 $Q_{\rm fr}$ includes $Q_{\rm oss}$.


 $C_{
m o(er)}$ is a fixed capacitance that gives the same stored energy as $C_{
m oss}$ while $V_{
m DS}$ is rising from 0 to 400 V.


 $C_{\rm o(tr)}$ is a fixed capacitance that gives the same charging time as $C_{\rm oss}$ while $V_{\rm DS}$ is rising from 0 to 400 V.

⁸⁾ Values for 4-pin configuration based on TO-263-7 measurements; MOSFET used in half-bridge configuration without external diode.





5 Electrical characteristics diagrams





































6 Test circuits

Table 9 Body diode characteristics




Table 10 Switching times



Table 11 Unclamped inductive load





7 Package outlines




Figure 1 Outline PG-HDSOP-22, dimensions in mm







Figure 2 Footprint drawing PG-HDSOP-22, dimensions in mm





All dimensions are in units mm
The drawing is in compliance with ISO 128-30, Projection Method 1 [-□□□]

Figure 3 Packaging variant PG-HDSOP-22, dimensions in mm



8 Appendix A

Table 12 Related links

- IFX CoolSiC CoolSiC™ MOSFET 650 V G2 Webpage
- IFX CoolSiC CoolSiC™ MOSFET 650 V G2 Application Note
- IFX CoolSiC CoolSiC™ MOSFET 650 V G2 Simulation Model
- IFX Design tools



Revision history

IMDQ65R015M2H

Revision 2025-01-16, Rev. 2.1

Previous revisions

| Revision | Date | Subjects (major changes since last revision) |
|----------|------------|--|
| 2.0 | 2024-11-06 | Release of final |
| 2.1 | 2025-01-16 | updated continuous reverse drain current |

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2025 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www. infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.