

AONS66916T

100V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGTTM technology
- Low R_{DS(ON)}
- Low Gate Charge
- Optimized for fast-switching applications
- RoHS and Halogen-Free Compliant

Applications

- Industrial and Motor Drive applications
- Hot Swap


Product Summary

 $\begin{array}{lll} V_{DS} & 100V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 184A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 3.6 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5 V) & < 5 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested

Max Tj=175°C





Orderable Part Number Package Type		Form	Minimum Order Quantity
AONS66916T	DFN 5x6	Tape & Reel	3000

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V_{DS}	100	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain	T _C =25°C		184		
Current	T _C =100°C	I _D	130	A	
Pulsed Drain Current ^C		I _{DM}	670		
Continuous Drain	T _A =25°C	1	31	А	
Current	T _A =70°C	IDSM	26	^	
Avalanche Current ^C		I _{AS}	70	A	
Avalanche energy	L=0.1mH ^C	E _{AS}	245	mJ	
	T _C =25°C	Ь	258	W	
Power Dissipation ^B	T _C =100°C	— P _D	129	VV	
	T _A =25°C	В	7.5	14/	
Power Dissipation ^A	T _A =70°C	P _{DSM}	5.2	W	
Junction and Storag	e Temperature Range	T_J , T_{STG}	-55 to 175	°C	

Thermal Characteristics						
Parameter		Symbol Typ		Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.43	0.58	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
STATIC PARAMETERS								
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		100			V	
I _{DSS} Zero Gate Voltage Drain Current	Zoro Coto Voltogo Droin Current	V _{DS} =100V, V _{GS} =0V				1		
	Zero Gate Voltage Drain Current		T _J =55°C			5	μΑ	
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS,}I_{D}=250\mu A$		2.2	2.9	3.6	V	
	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A			3.0	3.6	mΩ	
R _{DS(ON)}			T _J =125°C		5.0	6.0	11122	
		V_{GS} =6V, I_D =20A			3.8	5.0	mΩ	
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =20A			100		S	
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.67	1	V	
Is	Maximum Body-Diode Continuous Curr	urrent				100	Α	
DYNAMIC	PARAMETERS							
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, f=1MHz			5325		pF	
Coss	Output Capacitance				1240		pF	
C _{rss}	Reverse Transfer Capacitance				16		pF	
R_g	Gate resistance	f=1MHz		0.3	0.65	1.2	Ω	
SWITCHI	NG PARAMETERS							
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, I _D =20A			67	95	nC	
Q_{gs}	Gate Source Charge				19		nC	
Q_{gd}	Gate Drain Charge				9		nC	
t _{D(on)}	Turn-On DelayTime				18		ns	
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2.5 Ω , R_{GEN} =3 Ω			7		ns	
$t_{D(off)}$	Turn-Off DelayTime				30		ns	
t _f	Turn-Off Fall Time				10		ns	
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			42		ns	
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs			215		nC	

A. The value of $R_{0,lA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{BLA} t≤ 10s and the maximum allowed junction temperature of 175° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

- E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =175° C. The SOA curve provides a single pulse rating.
- G. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale


B. The power dissipation P_D is based on T_{J(MAX)}=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature T_{J(MAX)}=175° C.


D. The R_{0JA} is the sum of the thermal impedance from junction to case R_{0JC} and case to ambient.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 $\rm I_D$ (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)




V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS










TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





T_{CASE} (° C)
Figure 13: Current De-rating (Note F)





Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note G)

Rev.3.2: September 2023 www.aosmd.com Page 5 of 6



Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.3.2: September 2023 www.aosmd.com Page 6 of 6