

# AON6224

## 100V N-Channel MOSFET

### **General Description**

- Trench Power MV MOSFET technology
- Low R<sub>DS(ON)</sub>
- Low Gate Charge
- Optimized for fast-switching applications

## **Product Summary**

 $V_{DS}$ 100V I<sub>D</sub> (at V<sub>GS</sub>=10V) 34A  $R_{DS(ON)}$  (at  $V_{GS}$ =10V)  $< 12 m\Omega$  $R_{DS(ON)}$  (at  $V_{GS}$ =4.5V) < 15.5mΩ


7 D


**Applications** 

- Synchronus Rectification in DC/DC and AC/DC Converters
- Industrial and Motor Drive applications

100% UIS Tested 100% Rg Tested







Orderable Part Number Package Type		Form	Minimum Order Quantity
AON6224	DFN 5x6	Tape & Reel	3000

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	100	V	
Gate-Source Voltage	Э	V <sub>GS</sub>	±20	V	
Continuous Drain	T <sub>C</sub> =25℃		34		
Current <sup>G</sup>	T <sub>C</sub> =100℃	I <sub>D</sub>	31	A	
Pulsed Drain Currer	t <sup>Ċ</sup>	I <sub>DM</sub>	104		
Continuous Drain	T <sub>A</sub> =25℃		16	A	
Current	T <sub>A</sub> =70℃	IDSM	13	A	
Avalanche Current <sup>C</sup>		I <sub>AS</sub>	20	A	
Avalanche energy	L=0.1mH	E <sub>AS</sub>	20	mJ	
V <sub>DS</sub> Spike	10µs	V <sub>SPIKE</sub>	120	V	
	T <sub>C</sub> =25℃		56.5	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100℃	$-P_{D}$	22.5	VV	
	T <sub>A</sub> =25℃	Ь	6.2	W	
Power Dissipation A	T <sub>A</sub> =70℃	P <sub>DSM</sub>	4.0	VV	
Junction and Storag	e Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	15	20	℃/W	
Maximum Junction-to-Ambient AD	Steady-State	МθЈΑ	40	50	℃/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	1.8	2.2	℃/W	



#### Electrical Characteristics (T<sub>J</sub>=25℃ unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC	PARAMETERS	·	<u>.</u>		-		•
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, VGS=0V		100			V
i	Zara Cata Valtaga Drain Current	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V				1	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current		T <sub>J</sub> =55℃			5	μA
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS,}I_{D}=250\mu A$		1.4	1.9	2.4	V
		V <sub>GS</sub> =10V, I <sub>D</sub> =20A			10	12	mΩ
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance		T <sub>J</sub> =125℃		17.5	21	11122
		$V_{GS}$ =4.5V, $I_{D}$ =20A			12.5	15.5	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DS}=5V$ , $I_{D}=20A$			60		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V			0.71	1	V
Is	Maximum Body-Diode Continuous Cur	rent <sup>G</sup>				34	Α
DYNAMI	C PARAMETERS						•
C <sub>iss</sub>	Input Capacitance				2420		pF
C <sub>oss</sub>	Output Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =50V, f=1MHz			170		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				11		pF
R <sub>g</sub>	Gate resistance	f=1MHz		0.2	0.55	0.9	Ω
SWITCH	ING PARAMETERS						
Q <sub>g</sub> (10V)	Total Gate Charge				33	50	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge	\/ _10\/ \/ _50\/   -	-204		15	25	nC
$Q_{gs}$	Gate Source Charge	-V <sub>GS</sub> =10V, V <sub>DS</sub> =50V, I <sub>D</sub> =20A			7		nC
$Q_{gd}$	Gate Drain Charge				4		nC
t <sub>D(on)</sub>	Turn-On DelayTime				8		ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =50V, $R_{L}$ =2.5 $\Omega$ , $R_{GEN}$ =3 $\Omega$			3		ns
t <sub>D(off)</sub>	Turn-Off DelayTime				25		ns
t <sub>f</sub>	Turn-Off Fall Time				4		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, di/dt=500A/μs			27		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	<sub>e</sub> I <sub>F</sub> =20A, di/dt=500A/μs			128		nC

A. The value of R<sub>ala</sub> is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T<sub>a</sub> =25° C. The Power dissipation P<sub>DSM</sub> is based on R <sub>6JA</sub> t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(MAX)}$ =150° C.

D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}$ =150 $^{\circ}$  C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited. H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^{\circ}$  C.



#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


V<sub>GS</sub> (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

Rev.1.0: July 2015 **www.aosmd.com** Page 5 of 6



Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.0: July 2015 www.aosmd.com Page 6 of 6