

MOSFET

Metal Oxide Semiconductor Field Effect Transistor

OptiMOS[™]

OptiMOS™3 Power-Transistor, 100 V IPB065N10N3 G

Data Sheet

Rev. 2.0 Final





IPB065N10N3 G

1 **Description**


Features


- N-channel, normal level

- N-channel, normal level
 Excellent gate charge x R_{DS(on)} product (FOM)
 Very low on-resistance R_{DS(on)}
 175 °C operating temperature
 Pb-free lead plating; RoHS compliant
 Qualified according to JEDEC¹⁾ for target application
 Ideal for high-frequency switching and synchronous rectification
- Halogen-free according to IEC61249-2-21



rable i Rey i citorinance i arameters							
Parameter	Value	Unit					
$V_{ t DS}$	100	V					
$R_{DS(on),max}$	6.5	mΩ					
I _D	80	A					











Type / Ordering Code	Package	Marking	Related Links
IPB065N10N3 G	PG-TO 263-3	065N10N	-



OptiMOS™3 Power-Transistor, 100 V

IPB065N10N3 G

Table of Contents

Description
Maximum ratings
Thermal characteristics
Electrical characteristics
Electrical characteristics diagrams
Package Outlines
Revision History
Disclaimer





IPB065N10N3 G

2 Maximum ratings at $T_j = 25$ °C, unless otherwise specified

Table 2 Maximum ratings

Danamatan	Ol	Values					
Parameter	Symbol	Min.	Min. Typ.		Unit	Note / Test Condition	
Continuous drain current	I _D	-	-	80 73	А	T _C =25 °C ¹⁾ T _C =100 °C	
Pulsed drain current ¹⁾	I _{D,pulse}	-	-	320	Α	T _C =25 °C	
Avalanche energy, single pulse	E AS	-	-	160	mJ	$I_{\rm D}$ =80 A, $R_{\rm GS}$ =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	150	W	<i>T</i> _C =25 °C	
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56	

Thermal characteristics 3

Table 3 **Thermal characteristics**

Dovomotor	Cumbal	Values			Unit	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Thermal resistance, junction - case	R _{thJC}	-	-	1	K/W	-	
Thermal resistance, junction - ambient, minimal footprint	R _{thJA}	-	-	62	K/W	-	
Thermal resistance, junction - ambient, 6 cm ² cooling area ²⁾	R _{thJA}	-	-	40	K/W	-	

Final Data Sheet 4 Rev. 2.0, 2014-07-04

 $^{^{1)}}$ See figure 3 $^{2)}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.



4 Electrical characteristics

Table 4 Static characteristics

Davamatav	Cumbal		Values			Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	100	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	V _{GS(th)}	2	2.7	3.5	V	$V_{\rm DS}=V_{\rm GS},\ I_{\rm D}=90\ \mu {\rm A}$	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μA	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	1	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	5.9 7.3	6.5 12.4	mΩ	V _{GS} =10 V, I _D =80 A V _{GS} =6 V, I _D =40 A	
Gate resistance ¹⁾	R _G	-	1.6	2.4	Ω	-	
Transconductance	g fs	50	99	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 80 A$	

Table 5 Dynamic characteristics¹⁾

Danamatan	Oh a l		Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance	C _{iss}	-	3690	4910	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	
Output capacitance	Coss	-	646	859	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	
Reverse transfer capacitance	C _{rss}	-	25	44	pF	V _{GS} =0 V, V _{DS} =50 V, <i>f</i> =1 MHz	
Turn-on delay time	$t_{\sf d(on)}$	-	19	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =80 A, $R_{\rm G,ext}$ =1.6 Ω	
Rise time	t _r	-	37	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =80 A, $R_{\rm G,ext}$ =1.6 Ω	
Turn-off delay time	$t_{\sf d(off)}$	-	37	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =80 A, $R_{\rm G,ext}$ =1.6 Ω	
Fall time	t _f	-	9	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =80 A, $R_{\rm G,ext}$ =1.6 Ω	

Table 6 Gate charge characteristics²⁾

Downwotor	Cumbal	Values			l lmi4	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q_{gs}	-	18	-	nC	V_{DD} =50 V, I_{D} =80 A, V_{GS} =0 to 10 V	
Gate to drain charge ¹⁾	Q _{gd}	-	10	15	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =80 A, $V_{\rm GS}$ =0 to 10 V	
Switching charge	Q _{sw}	-	16	-	nC	V_{DD} =50 V, I_{D} =80 A, V_{GS} =0 to 10 V	
Gate charge total	Q_g	-	51	64	nC	V_{DD} =50 V, I_{D} =80 A, V_{GS} =0 to 10 V	
Gate plateau voltage	V _{plateau}	-	4.9	-	V	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =80 A, $V_{\rm GS}$ =0 to 10 V	
Output charge ¹⁾	Qoss	-	68	91	nC	V _{DD} =50 V, V _{GS} =0 V	

Final Data Sheet 5 Rev. 2.0, 2014-07-04

 $^{^{\}rm 1)}$ Defined by design. Not subject to production test. $^{\rm 2)}$ See "Gate charge waveforms" for parameter definition



OptiMOS™3 Power-Transistor, 100 V

IPB065N10N3 G


Table 7 Reverse diode


Dovomotor	Cumbal	Values			l lmi4	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continous forward current	Is	-	-	80	Α	T _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	320	Α	T _C =25 °C	
Diode forward voltage	V _{SD}	-	1	1.2	V	V _{GS} =0 V, I _F =80 A, T _j =25 °C	
Reverse recovery time ¹⁾	t _{rr}	-	73	146	ns	V _R =50 V, I _F =I _S , di _F /dt=100 A/μs	
Reverse recovery charge ¹⁾	Qrr	-	139	278	nC	V _R =50 V, I _F =I _S , di _F /dt=100 A/μs	

6





5 Electrical characteristics diagrams































6 Package Outlines





DIM	MILLIN	METERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	4.30	4.57	0.169	0.180			
A1	0.00	0.25	0.000	0.010			
b	0.65	0.85	0.026	0.033			
b2	0.95	1.15	0.037	0.045			
С	0.33	0.65	0.013	0.026			
c2	1.17	1.40	0.046	0.055			
D	8.51	9.45	0.335	0.372			
D1	7.10	7.90	0.280	0.311			
E	9.80	10.31	0.386	0.406			
E1	6.50	8.60	0.256	0.339			
е	2.6	54	0.100				
e1	5.0	5.08		200			
N		2		2			
Н	14.61	15.88	0.575	0.625			
L	2.29	3.00	0.090	0.118			
L1	0.70	1.60	0.028	0.063			
L2	1.00	1.78	0.039	0.070			
F1	16.05	16.25	0.632	0.640			
F2	9.30	9.50	0.366	0.374			
F3	4.50	4.70	0.177	0.185			
F4	10.70	10.90	0.421	0.429			
F5	3.65	3.85	0.144	0.152			
F6	1.25	1.45	0.049	0.057			



Figure 1 Outline PG-TO 263-3, dimensions in mm/inches



OptiMOS™3 Power-Transistor, 100 V

IPB065N10N3 G

Revision History

IPB065N10N3 G

Revision: 2014-07-04, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2014-07-04	Release of final version

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: **erratum@infineon.com**

Published by Infineon Technologies AG 81726 München, Germany © 2014 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.