

AONA66916

100V N-Channel AlphaSGT™

General Description

- AlphaSGTTM N-Channel Power MOSFET
- Combination of Low R_{DS(ON)}and wide safe operating area (SOA)
- Higher in-rush current enabled for faster start-up and shorter down time
- PB-free lead plating, RoHS complaint, Halogen-free
- Top Side cooling for improved thermal performance

Applications

- Telecom
- Solar
- DC-DC

Product Summary


 $\begin{array}{lll} V_{DS} & 100V \\ I_{D} \; (at \, V_{GS} \! = \! 10V) & 197A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10V) & < 3.4 m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 6V) & < 4.6 m\Omega \end{array}$


100% UIS Tested 100% Rg Tested

Max Tj=175°C



DFN5X6





Orderable Part Number	Package Type	Form	Minimum Order Quantity
AONA66916	DFN 5x6	Tape & Reel	5000

Absolute Maximum Ratings T_A=25°C unless otherwise noted Parameter Symbol

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	100	V	
Gate-Source Voltage	e-Source Voltage		±20	V	
Continuous Drain	T _C =25°C		197		
Current	T _C =100°C	I _D	139	А	
Pulsed Drain Current ^C		I _{DM}	330		
Continuous Drain	T _A =25°C		30	A	
Current	T _A =70°C	IDSM	25	A	
Avalanche Current ^C		I _{AS}	60	А	
Avalanche energy L=0.1mH ^C		E _{AS}	180	mJ	
	T _C =25°C	В	300	W	
Power Dissipation ^B	T _C =100°C	P _D	150	VV	
	T _A =25°C	D	7.5	W	
Power Dissipation ^A	T _A =70°C	P _{DSM}	5.2	VV	
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 175	°C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W	
Maximum Junction-to-Case,bottom	Steady-State	$R_{\theta JC}$	0.3	0.55	°C/W	
Maximum Junction-to-Case,top	Steady-State	$R_{\theta JC}$	0.25	0.5	°C/W	



Electrical Characteristics (T_{.i}=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC F	PARAMETERS					
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
1	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			1	μA
ibss	Zero Gate Voltage Drain Current	T _J =55°C			5	μΑ
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2.4	3	3.6	V
		V _{GS} =10V, I _D =20A		2.8	3.4	mΩ
$R_{DS(ON)}$	Static Drain-Source On-Resistance	T _J =125°C		5	6	11122
		V_{GS} =6V, I_D =20A		3.7	4.6	mΩ
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_{D}=20A$		75		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.7	1	V
Is	Maximum Body-Diode Continuous Cur	rent			197	Α
DYNAMI	C PARAMETERS					
C _{iss}	Input Capacitance			5300		pF
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =50V, f=1MHz		1500		pF
C _{rss}	Reverse Transfer Capacitance			26		pF
R_g	Gate resistance	f=1MHz	0.8	1.6	2.4	Ω
SWITCH	ING PARAMETERS					
Q _g (10V)	Total Gate Charge			66	95	nC
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =50V, I_{D} =20A		18		nC
Q_{gd}	Gate Drain Charge			12		nC
Q _{oss}	Output Charge	$V_{GS}=0V$, $V_{DS}=50V$		123		nC
t _{D(on)}	Turn-On DelayTime			15		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2.5 Ω ,		8		ns
$t_{D(off)}$	Turn-Off DelayTime	$R_{GEN}=3\Omega$		46.5		ns
t _f	Turn-Off Fall Time]		13		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs		43		ns
Q_{rr}	Body Diode Reverse Recovery Charge	l _F =20A, di/dt=500A/μs		280		nC

A. The value of R_{BJA} is measured with the device mounted on 1in^2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{0JA} t≤ 10s and the maximum allowed junction temperature of 175 °C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175 °C may be used if the PCB allows it.

- B. The power dissipation P_D is based on $T_{J(MAX)}=175^\circ$ C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

 C. Single pulse width limited by junction temperature $T_{J(MAX)}=175^\circ$ C.

 D. The R_{0JA} is the sum of the thermal impedance from junction to case R_{0JC} and case to ambient.


 E. The static characteristics in Figures 1 to 6 are obtained using <300 µs pulses, duty cycle 0.5% max.

- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.
- G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.


APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale







V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




I_D (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction
Temperature (Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)




V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)






Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance-Bottom (Note F)







T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s) Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note G)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance
(Note G)







Figure 17: Single Pulse Power Rating Junction-to-Case-Top (Note F)



Pulse Width (s)
Figure 18: Normalized Maximum Transient Thermal Impedance-Top (Note F)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

