



Units

AOB4184 40V N-Channel MOSFET

General Description

Parameter

The AOB4184 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. With the excellent thermal resistance of the D²PAK package, this device is well suited for high current load applications.


Features

V_{DS} (V) =40V


 $I_D = 50 \text{ A}$ $(V_{GS} = 10V)$ $R_{DS(ON)} < 10 \text{ m}\Omega$ $(V_{GS} = 10V)$

 $R_{DS(ON)}$ < 13 m Ω (V_{GS} = 4.5V)

100% UIS Tested 100% Rg Tested



Absolute Maximum Ratings T_A=25°C unless otherwise noted



Maximum

Drain-Source Voltage		V _{DS}	40	V
Gate-Source Voltage		V_{GS}	±20	V
Continuous Drain	T _C =25°C		50	
Current G	T _C =100°C	I _D	40	
Pulsed Drain Current ^C		I _{DM}	120	А
Continuous Drain	T _C =25°C		12	
Current ^A	T _C =70°C	I _{DSM}	10	
Avalanche Current C		I _{AS} , I _{AR}	35	А
Avalanche energy L=100uH ^C		E _{AS} , E _{AR}	61	mJ
T -05°C			FO	

Symbol

C-23 C	D	30	W		
_C =100°C	' D	25	VV		
₄ =25°C	D	2.5	W		
₄ =70°C	DSM	1.6	VV		
Junction and Storage Temperature Range		-55 to 175	°C		
	=100°C =25°C =70°C	P _D = 100°C	P _D 25 =100°C 25 =25°C 2.5 =70°C 1.6		

Thermal Characteristics					
Parameter	Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	В	11	17	°C/W
Maximum Junction-to-Ambient A	Steady-State	$R_{\theta JA}$	42	50	°C/W
Maximum Junction-to-Case ^B	Steady-State	$R_{\theta JC}$	2.4	3	°C/W



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units		
STATIC P	PARAMETERS								
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		40			V		
	Zero Gate Voltage Drain Current	V _{DS} =40V, V _{GS} =0V			1				
I _{DSS}	Zero Gate Voltage Drain Current		T _J =55°C			5	μΑ		
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA		
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		1.7	2.1	3	V		
$I_{D(ON)}$	On state drain current	V _{GS} =10V, V _{DS} =5V		120			Α		
R _{DS(ON)}		V _{GS} =10V, I _D =20A			8.5	10)		
	Static Drain-Source On-Resistance		T _J =125°C		13.2	17	mΩ		
		V_{GS} =4.5V, I_{D} =20A			10	13	mΩ		
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =20A			100		S		
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.72	1	V		
Is	Maximum Body-Diode Continuous Cui	rrent ^G			30	Α			
DYNAMIC	PARAMETERS								
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =20V, f=1MHz		1250	1500	1800	pF		
C _{oss}	Output Capacitance			165	215	280	pF		
C _{rss}	Reverse Transfer Capacitance			95	135	190	pF		
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		2	3.5	5	Ω		
SWITCHI	NG PARAMETERS								
Q _g (10V)	Total Gate Charge			22	27.2	35	nC		
Q _g (4.5V)	Total Gate Charge	V _{GS} =10V, V _{DS} =20V, Ι _Γ	=20A	11	13.6	18	nC		
Q_{gs}	Gate Source Charge	V _{GS} -10V, V _{DS} -20V, I	- V _{GS} - 10V, V _{DS} -20V, I _D -20A		4.5	6	nC		
Q_{gd}	Gate Drain Charge				6.4	9	nC		
t _{D(on)}	Turn-On DelayTime				6.4		ns		
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =20V, R_L =1 Ω , R_{GEN} =3 Ω			17.2		ns		
$t_{D(off)}$	Turn-Off DelayTime				29.6		ns		
t _f	Turn-Off Fall Time				16.8		ns		
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=500A/μs		15	19	25	ns		
Q _{rr}	Body Diode Reverse Recovery Charge	e I _F =20A, dl/dt=500A/μs		48	59	78	nC		

A: The value of R $_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T $_A$ =25°C. The Power dissipation P $_{DSM}$ is based on R $_{\theta JA}$ and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

Rev1 : April 2009

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation P_D is based on $T_{J(MAX)}$ =175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =175°C.

D. The R $_{\theta JA}$ is the sum of the thermal impedence from junction to case R $_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =175°C.

G. The maximum current rating is limited by bond-wires.

H. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The SOA curve provides a single pulse rating.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)






Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

