### STP105N3LL



# N-channel 30 V, 2.7 mΩ typ., 150 A, STripFET™ H6 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1. Internal schematic diagram



#### **Features**

Order code	$V_{DS}$	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STP105N3LL	30 V	$3.5~\text{m}\Omega$	150 A

- Very low on-resistance
- Very low gate charge
- · High avalanche ruggedness
- Low gate drive power loss

#### **Applications**

· Switching applications

#### **Description**

This device is an N-channel Power MOSFET developed using the STripFET<sup>TM</sup> H6 technology, with a new trench gate structure. The resulting Power MOSFET exhibits very low  $R_{DS(on)}$  in all packages.

**Table 1. Device summary** 

Order code	Marking	Packages	Packaging
STP105N3LL	P105N3LL	TO-220	Tube

Contents STP105N3LL

# **Contents**

1	Electrical ratings	. 3
2	Electrical characteristics	. 4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	. 8
4	Package mechanical data	9
5	Revision history	12

STP105N3LL Electrical ratings

# 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	30	V
V <sub>GS</sub>	Gate-source voltage	± 20	V
I <sub>D</sub>	Continuous drain current at T <sub>C</sub> = 25 °C (silicon limited)	150	А
I <sub>D</sub>	Continuous drain current at T <sub>C</sub> = 100 °C (silicon limited)	105 A	
I <sub>D</sub>	Continuous drain current at T <sub>C</sub> = 25 °C (package limited)	80 A	
I <sub>DM</sub> <sup>(1)</sup>	Pulsed drain current	320	
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	140	W
	Derating factor	0.9	W/°C
E <sub>AS</sub> (2)	Single pulse avalanche energy	150	mJ
T <sub>stg</sub>	Storage temperature	-55 to 175	°C
T <sub>j</sub>	Max. operating junction temperature 175		°C

<sup>1.</sup> Pulse width limited by safe operating area

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	1.1	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	°C/W

<sup>2.</sup> Starting  $T_j = 25$ °C,  $I_{AV} = 40$  A

Electrical characteristics STP105N3LL

# 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified).

Table 4. Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown Voltage	$I_D = 250 \mu\text{A},  V_{GS} = 0$	30			V
1	Zero gate voltage drain	V <sub>DS</sub> = 30 V			1	μΑ
I <sub>DSS</sub>	current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 30 V, Tc = 125 °C			10	μΑ
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1		2.5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_D = 40 \text{ A}$		2.7	3.5	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 40 A		3.5	4.5	mΩ

Table 5. Dynamic

	141010 01 2 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					
Symbol	Parameter	Test conditions	Min	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	3500	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 25 V, f=1 MHz,	-	400	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	V <sub>GS</sub> = 0	-	380	-	pF
Qg	Total gate charge	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 80 A	-	42	-	nC
$Q_{gs}$	Gate-source charge	V <sub>GS</sub> = 4.5 V Figure 14	-	9	-	nC
Q <sub>gd</sub>	Gate-drain charge		-	18	-	nC
$R_{g}$	Gate input resistance	f = 1 MHz, gate DC Bias = 0, test signal level = 20 mV, $I_D = 0$	-	1	-	Ω

Table 6. Switching on/off (inductive load)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time		-	19	-	ns
t <sub>r</sub>	Rise time	$V_{DD} = 15 \text{ V}, I_D = 40 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 5 \text{ V}$	-	91	-	ns
t <sub>d(off)</sub>	Turn-off delay time	$R_{G} = 4.7 \text{ sz}, V_{GS} = 3 \text{ V}$ Figure 13	-	24.5	-	ns
t <sub>f</sub>	Fall time		-	23.4	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		80	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		320	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 40 A, V <sub>GS</sub> = 0	-		1.1	٧
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 80 A,	-	28.6		ns
Q <sub>rr</sub>	Reverse recovery charge	di/dt = 100 A/μs,	1	22.8		nC
I <sub>RRM</sub>	Reverse recovery current	V <sub>DD</sub> = 24 V Figure 15	-	1.6		Α

<sup>1.</sup> Pulse width limited by safe operating area

<sup>2.</sup> Pulsed: pulse duration = 300 µs, duty cycle 1.5%

Electrical characteristics STP105N3LL

#### 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

ID (A)
100

Constant Part of the State of t

Figure 3. Thermal impedance





Figure 4. Output characteristics

10

V<sub>D</sub>s(V)

0.01

Figure 5. Transfer characteristics








Figure 6. Gate charge vs gate-source voltage

Figure 7. Static drain-source on-resistance






577

Figure 8. Capacitance variations

Figure 9. Normalized gate threshold voltage vs temperature







Figure 10. Normalized on-resistance vs temperature

Figure 11. Normalized  $V_{(BR)DSS}$  vs temperature







Figure 12. Source-drain diode forward characteristics



Test circuits STP105N3LL

#### 3 Test circuits

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform



# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.



Package information STP105N3LL

øΡ Ε H1 D <u>D1</u> L20 L30 b1(X3) b (X3) \_e1\_\_\_ 0015988\_typeA\_Rev\_T

Figure 19. TO-220 type A package outline

Table 8. TO-220 type A package mechanical data

D:	· ·	mm	
Dim.	Min.	Тур.	Max.
Α	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
ØP	3.75		3.85
Q	2.65		2.95

Revision history STP105N3LL

# 5 Revision history

**Table 9. Document revision history** 

Date	Revision	Changes
13-Dec-2012	1	First release.
03-Apr-2014	2	<ul><li>Added: Section 2.1: Electrical characteristics (curves)</li><li>Minor text changes</li></ul>
06-Jul-2015 3		<ul> <li>Updated Table 1: Device summary.</li> <li>Updated title, features and description in cover page.</li> <li>Minor text changes.</li> </ul>

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

