


Data Sheet November 2000 File Number 4969

# 75A, 150V, 0.016 Ohm, N-Channel, UltraFET® Power MOSFET

## **Packaging**

#### JEDEC TO-247



# Symbol





### **Features**

- Ultra Low On-Resistance
  - $r_{DS(ON)} = 0.016\Omega$ ,  $V_{GS} = 10V$
- Simulation Models
  - Temperature Compensated PSPICE® and SABER™ Electrical Models
  - Spice and SABER Thermal Impedance Models
  - www.intersil.com
- · Peak Current vs Pulse Width Curve
- UIS Rating Curve

# **Ordering Information**

PART NUMBER	PACKAGE	BRAND
HUFA75852G3	TO-247	75852G

### Absolute Maximum Ratings T<sub>C</sub> = 25°C, Unless Otherwise Specified

	HUFA75852G3	UNITS
Drain to Source Voltage (Note 1)	150	V
Drain to Gate Voltage (R <sub>GS</sub> = $20k\Omega$ ) (Note 1)	150	V
Gate to Source VoltageV <sub>GS</sub>	±20	V
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	75 75 Figure 4	A A
Pulsed Avalanche RatingUIS	Figures 6, 14, 15	
Power Dissipation	500 3.33	W/ <sub>o</sub> C
Operating and Storage Temperature	-55 to 175	oC
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10s	300 260	°C °C

#### NOTE:

1.  $T_J = 25^{\circ}C$  to  $150^{\circ}C$ .

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at: http://www.aecouncil.com/

Reliability data can be found at: http://www.mtp.intersil.com/automotive.html.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

# HUFA75852G3


# **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

Description to Source Breakdown Voltage   BVDSS   ID = 250μA, VGS = 0V (Figure 11)   150   -   V   V   V   V   V   V   V   V   V	PARAMETER	SYMBOL	TEST	CONDITIONS	MIN	TYP	MAX	UNITS
Zero Gate Voltage Drain Current         IDSS $V_{DS} = 140V, V_{GS} = 0V$ -         -         1         μA           Gate to Source Leakage Current         IGSS $V_{GS} = 135V, V_{GS} = 0V, T_{C} = 150^{\circ}C$ -         -         250         μA           ON STATE SPECIFICATIONS         State to Source Threshold Voltage $V_{GS}(TH)$ $V_{GS} = V_{DS}, I_{D} = 250\mu$ A (Figure 10)         2         -         4         V           Drain to Source On Resistance $f_{DS(ON)}$ $I_{D} = 75A, V_{GS} = 10V$ (Figure 9)         -         0.013         0.016         W           THERMAL SPECIFICATIONS           Thermal Resistance Junction to Case $F_{0,JC}$ TO-247         -         -         0.03 $^{\circ}CV$ Thermal Resistance Junction to Case $F_{0,JC}$ TO-247         -         -         0.03 $^{\circ}CV$ Thermal Resistance Junction to Case $F_{0,JC}$ TO-247         -         -         0.03 $^{\circ}CV$ Thermal Resistance Junction to Case $F_{0,JC}$ TO-247         -         -         0.0 $^{\circ}CV$ Thermal Resistance Junction to Case $F_{0,JC}$ $F_{0,JC}$	OFF STATE SPECIFICATIONS		•		-			
V <sub>DS</sub> = 135V, V <sub>GS</sub> = 0V, T <sub>C</sub> = 150°C   · · · · 250   μA	Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	$I_D = 250\mu A$ , $V_{GS} = 0V$ (Figure 11)		150	-	-	٧
Company   Comp	Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 140V, V <sub>GS</sub> = 0V		-	-	1	μА
Description   Constitution   Const			V <sub>DS</sub> = 135V, V <sub>GS</sub> = 0	OV, T <sub>C</sub> = 150°C	-	-	250	μА
Sale to Source Threshold Voltage	Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V		-	-	±100	nA
Description	ON STATE SPECIFICATIONS		1					
THERMAL SPECIFICATIONS  Thermal Resistance Junction to Case R <sub>0,JC</sub> TO-247	Gate to Source Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250	μΑ (Figure 10)	2	-	4	٧
Thermal Resistance Junction to Case   R <sub>0,JC</sub>   TO-247	Drain to Source On Resistance	r <sub>DS(ON)</sub>	I <sub>D</sub> = 75A, V <sub>GS</sub> = 10V	(Figure 9)	-	0.013	0.016	W
Thermal Resistance Junction to   R <sub>B,JA</sub>	THERMAL SPECIFICATIONS	I					I	
Ambient   SWITCHING SPECIFICATIONS (VGS = 10V)	Thermal Resistance Junction to Case	$R_{ heta JC}$	TO-247		-	-	0.30	°C/W
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Thermal Resistance Junction to Ambient	$R_{ heta JA}$			-	-	30	°C/W
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SWITCHING SPECIFICATIONS (V <sub>GS</sub>	= 10V)					I	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-On Time	t <sub>ON</sub>	$V_{GS} = 10V$ , $R_{GS} = 2.0\Omega$		-	-	260	ns
Figure   Turn-Off Delay Time   Turn-Off Delay Time   Turn-Off Delay Time   Turn-Off Delay Time   Turn-Off Ti	Turn-On Delay Time	t <sub>d</sub> (ON)			-	22	-	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Rise Time	t <sub>r</sub>			-	151	-	ns
Turn-Off Time $t_{OFF}$ $-$ 285 ns GATE CHARGE SPECIFICATIONS  Total Gate Charge $Q_{g(TOT)}$ $V_{GS} = 0V \text{ to } 20V$ $V_{DD} = 75V$ , $V_{D$	Turn-Off Delay Time	t <sub>d(OFF)</sub>			-	82	-	ns
GATE CHARGE SPECIFICATIONS  Total Gate Charge $Q_{g(TOT)}$ $V_{GS} = 0V \text{ to } 20V$ $V_{DD} = 75V$ , $V_{DD} = 75V$ , $V_{DD} = 75A$ , $V_{DD} = 1.0 \text{mA}$ $V_{DD} = 1.0$	Fall Time	t <sub>f</sub>			-	107	-	ns
Total Gate Charge $Q_{g(TOT)}  V_{GS} = 0V \text{ to } 20V$ $Q_{g(10)}  V_{GS} = 0V \text{ to } 10V$ $Q_{g(10)}  V_{GS} = 0V \text{ to } 10V$ $Q_{g(TH)}  V_{GS} = 0V \text{ to } 2V$ $Q_{g(TH)}  V_{GS} = 0V $	Turn-Off Time	tOFF			-	-	285	ns
Gate Charge at 10V $Q_{g(10)}  V_{GS} = 0V \text{ to } 10V$ $Q_{g(TH)}  V_{GS} = 0V \text{ to } 10V$ $Q_{g(TH)}  V_{GS} = 0V \text{ to } 2V$ $Q_{g(TH)}  V_{GS} = 0V \text$	GATE CHARGE SPECIFICATIONS						I	1
Gate Charge at 10V $Q_{g(10)}  V_{GS} = 0V \text{ to } 10V$ $Q_{g(TH)}  V_{GS} = 0V \text{ to } 2V$ $ = 0V \text{ to } 2V$ $Q_{g(TH)}  V_{GS} = 0V \text{ to } 2V$ $Q_{g(TH)}  Q_{g(TH)}  Q_{g(TH$	Total Gate Charge	Q <sub>g(TOT)</sub>	V <sub>GS</sub> = 0V to 20V		-	400	480	nC
Threshold Gate Charge $Q_{g(TH)}$ $V_{GS} = 0V$ to $2V$	Gate Charge at 10V	Q <sub>g(10)</sub>	V <sub>GS</sub> = 0V to 10V	$I_{g(REF)} = 1.0mA$	-	215	260	nC
Capacitance	Threshold Gate Charge	Q <sub>g(TH)</sub>	V <sub>GS</sub> = 0V to 2V		-	15	17.5	nC
CAPACITANCE SPECIFICATIONS           Input Capacitance         C <sub>ISS</sub> V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V, f = 1MHz (Figure 12)         -         7690         -         pF           Output Capacitance         C <sub>OSS</sub> (Figure 12)         -         1650         -         pF	Gate to Source Gate Charge	Q <sub>gs</sub>		-	25	-	nC	
Input Capacitance $C_{ISS}$ $V_{DS} = 25V$ , $V_{GS} = 0V$ , $f = 1MHz$ (Figure 12) $-$ 1650 - pF	Gate to Drain "Miller" Charge	Q <sub>gd</sub>	1		-	66	-	nC
Output Capacitance  Coss  f = 1MHz (Figure 12)  - 1650 - pF	CAPACITANCE SPECIFICATIONS		1			-	1	1
Output Capacitance Coss (Figure 12) - 1650 - pF	Input Capacitance	C <sub>ISS</sub>	f = 1MHz		-	7690	-	pF
Reverse Transfer Capacitance C <sub>RSS</sub> - pF	Output Capacitance	C <sub>OSS</sub>			-	1650	-	pF
	Reverse Transfer Capacitance	C <sub>RSS</sub>			-	535	-	pF

# **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 75A		-	1.25	V
		I <sub>SD</sub> = 35A	-	-	1.00	٧
Reverse Recovery Time	t <sub>rr</sub>	$I_{SD} = 75A$ , $dI_{SD}/dt = 100A/\mu s$		-	260	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$I_{SD} = 75A$ , $dI_{SD}/dt = 100A/\mu s$		-	1830	nC

# **Typical Performance Curves**



80 V<sub>GS</sub> = 10V V<sub>G</sub>

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE





FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE



**FIGURE 4. PEAK CURRENT CAPABILITY** 

## Typical Performance Curves (Continued)





FIGURE 5. FORWARD BIAS SAFE OPERATING AREA



NOTE: Refer to Intersil Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 8. SATURATION CHARACTERISTICS




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE





FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE

©2001 Fairchild Semiconductor Corporation


# Typical Performance Curves (Continued)



20000  $C_{ISS} = C_{GS} + C_{GD}$   $C_{RSS} = C_{GD}$   $V_{GS} = 0V, f = 1MHz$   $V_{DS}, DRAIN TO SOURCE VOLTAGE (V)$ 

FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 13. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT

## Test Circuits and Waveforms




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. GATE CHARGE TEST CIRCUIT




FIGURE 17. GATE CHARGE WAVEFORMS




FIGURE 18. SWITCHING TIME TEST CIRCUIT





FIGURE 19. SWITCHING TIME WAVEFORM

### **PSPICE Electrical Model**

.SUBCKT HUFA75852 2 1 3; rev 26 Oct 1999

CA 12 8 12.0e-9 CB 15 14 12.0e-9 CIN 6 8 7.15e-9



VBAT 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))\*(PWR(V(5,51)/(1e-6\*245),2.5))}

```
.MODEL DBODYMOD D (IS = 6.03e-12 RS = 2.17e-3 TRS1 = 1.97e-3 TRS2 = 1.03e-6 CJO = 7.91e-9 TT = 1.69e-7 M = 0.60)
.MODEL DBREAKMOD \overrightarrow{D} (RS = 3.53e-1 TRS1 = 0 TRS2 = 0)
.MODEL DPLCAPMOD D (CJO = 9.52e-9 IS = 1e-30 N = 1 M = 0.88)
.MODEL MMEDMOD NMOS (VTO = 3.05 KP = 8.50 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 0.80)
.MODEL MSTROMOD NMOS (VTO = 3.53 \text{ KP} = 215 \text{ IS} = 1e-30 \text{ N} = 10 \text{ TOX} = 1 \text{ L} = 1 \text{ u} \text{ W} = 1 \text{ u})
MODEL MWEAKMOD NMOS (VTO = 2.63 KP = 0.075 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 8.0 )
.MODEL RBREAKMOD RES (TC1 = 1.12e-3 TC2 = -1.00e-7)
.MODEL RDRAINMOD RES (TC1 = 1.03e-2 TC2 = 3.04e-5)
.MODEL RSLCMOD RES (TC1 = 2.52e-3 TC2 = 0)
.MODEL RSOURCEMOD RES (TC1 = 1.01e-3 TC2 = 0)
.MODEL RVTHRESMOD RES (TC1 = -3.65e-3 TC2 = -1.55e-5)
.MODEL RVTEMPMOD RES (TC1 = -2.85e-3 TC2 = 0)
.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -3.5 VOFF= -3.0)
.MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -3.0 VOFF= -3.5)
.MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.5 VOFF= -0.5)
.MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -0.5 VOFF= -2.5)
```

.ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

### SABER Electrical Model

```
REV 26 Oct 1999
template HUFA75852 n2,n1,n3
electrical n2,n1,n3
var i iscl
d..model dbodymod = (is = 6.03e-12, cjo = 7.91e-9, tt = 1.69e-7, m = 0.60)
d..model dbreakmod = ()
d..model dplcapmod = (cjo = 9.52e-9, is = 1e-30, n=1, m = 0.88)
m..model mmedmod = (type=_n, vto = 3.05, kp = 8.50, is = 1e-30, tox = 1)
m..model mstrongmod = (type=\_n, vto = 3.53, kp = 215, is = 1e-30, tox = 1)
                                                                                                                               LDRAIN
m..model mweakmod = (type=_n, vto = 2.63, kp = 0.075, is = 1e-30, tox = 1)
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -3.5, voff = -3)
                                                                                 DPLCAP
                                                                                                                                          DRAIN
sw_vcsp..model s1bmod = (ron = 1e-5, roff = 0.1, von = -3, voff = -3.5)
                                                                             10
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -2.5, voff = -0.5)
                                                                                                                               RLDRAIN
sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = -0.5, voff = -2.5)
                                                                                              RSLC1
                                                                                                           RDBREAK
                                                                                              51
                                                                               RSLC2 €
c.ca n12 n8 = 12.0e-9
                                                                                                                   72
                                                                                                                               RDBODY
c.cb n15 n14 = 12.0e-9
                                                                                                ISCL
c.cin n6 n8 = 7.15e-9
                                                                                                            DBREAK .
                                                                                              50
d.dbody n7 n71 = model=dbodymod
                                                                                             RDRAIN
d.dbreak n72 n11 = model=dbreakmod
                                                                      ESG
                                                                                                                    11
d.dplcap n10 n5 = model=dplcapmod
                                                                                  EVTHRES
                                                                                              21
                                                                                     <u>19</u>
8
                                                                                                             MWEAK
i.it n8 n17 = 1
                                                                    EVTEMP
                                                                                                                               DBODY
                                                            RGATE
                                                                                                              FRRFAK
                                                                                                 MMED
I.ldrain n2 n5 = 1.0e-9
                                                                   20
                                                                                            MSTRO
I.lgate n1 n9 = 7.46e-9
                                                  RLGATE
I.Isource n3 n7 = 3.87e-9
                                                                                                                              LSOURCE
                                                                                        CIN
                                                                                                                                         SOURCE
                                                                                                  8
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
                                                                                                             RSOURCE
                                                                                                                              RLSOURCE
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
                                                                                                                  RBREAK
res.rbreak n17 n18 = 1, tc1 = 1.12e-3, tc2 = -1.00e-7
                                                                                                                            18
res.rdbody n71 n5 = 2.17e-3, tc1 = 1.97e-3, tc2 = 1.03e-6
res.rdbreak n72 n5 = 3.53e-1, tc1 = 0, tc2 = 0
                                                                                                                           ₹RVTEMP
res.rdrain n50 n16 = 9.50e-3, tc1 = 1.03e-2, tc2 = 3.04e-5
res.rgate n9 n20 = 0.80
                                                                                       СВ
                                                                                                                             19
                                                              CA
                                                                                                            IT
res.rldrain n2 n5 = 10
                                                                                             14
res.rlgate n1 n9 = 74.6
                                                                                                                               VBAT
                                                                        EGS
                                                                                    EDS
res.rlsource n3 n7 = 38.7
res.rslc1 n5 n51 = 1e-6, tc1 = 2.52e-4, tc2 = 0
                                                                                                          8
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 2.37e-3, tc1 = 1.01e-3, tc2 = 0
                                                                                                                 RVTHRES
res.rvtemp n18 n19 = 1, tc1 = -2.85e-3, tc2 = 0
res.rvthres n22 n8 = 1, tc1 = -3.65e-3, tc2 = -1.55e-5
spe.ebreak n11 n7 n17 n18 = 159.2
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
sw vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/245))**2.5))
```

### SPICE Thermal Model

REV 19 Oct 1999

HUFA75852T


CTHERM1 th 6 9.75e-3 CTHERM2 6 5 3.90e-2 CTHERM3 5 4 2.50e-2 CTHERM4 4 3 2.95e-2 CTHERM5 3 2 6.55e-2 CTHERM6 2 tl 12.55 RTHERM1 th 6 1.96e-3 RTHERM2 6 5 4.89e-3 RTHERM3 5 4 1.38e-2 RTHERM4 4 3 7.73e-2 RTHERM5 3 2 1.17e-1

RTHERM6 2 tl 1.55e-2

### SABER Thermal Model

SABER thermal model HUFA75852T

```
template thermal_model th tl thermal_c th, tl { ctherm.ctherm1 th 6=9.75e-3 ctherm.ctherm2 6.5=3.90e-2 ctherm.ctherm3 5.4=2.50e-2 ctherm.ctherm4 4.3=2.95e-2 ctherm.ctherm5 3.2=6.55e-2 ctherm.ctherm6 2.tl=12.55 rtherm.rtherm1 th 6=1.96e-3 rtherm.rtherm2 6.5=4.89e-3 rtherm.rtherm3 5.4=1.38e-2 rtherm.rtherm4 4.3=7.73e-2 rtherm.rtherm5 3.2=1.17e-1 rtherm.rtherm6 2.tl=1.55e-2
```



### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST®	PACMAN™	SuperSOT™-3
Bottomless™	FASTr™	$POP^{TM}$	SuperSOT™-6
CoolFET™	GlobalOptoisolator™	PowerTrench ®	SuperSOT™-8
CROSSVOLT <sup>TM</sup>	GTO™ .	QFET™	SyncFET™
DenseTrench™	HiSeC™	QS™	TinyLogic™
DOME™	ISOPLANAR™	QT Optoelectronics™	UHC <sup>TM</sup>
EcoSPARK™	LittleFET™	Quiet Series™	UltraFET™
$E^2CMOS^{TM}$	MicroFET™	SILENT SWITCHER ®	$VCX^{TM}$
EnSigna™	MICROWIRE™	SMART START™	

FACT Quiet Series<sup>TM</sup> OPTOPLANAR<sup>TM</sup> Star\* Power<sup>TM</sup>
Star\* Power<sup>TM</sup>
Stealth<sup>TM</sup>

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.