

AOD66919

100V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGTTM technology
- Low R_{DS(ON)}
- Logic Level Driving
- Excellent Q_q x R_{DS(ON)} Product (FOM)
- RoHS 2.0 and Halogen-Free Compliant

Applications

• High Frequency Switching and Synchronous Rectification

Product Summary

100V I_D (at $V_{GS}=10V$) 70A $R_{DS(ON)}$ (at $V_{GS}=10V$) $< 6.5 \text{m}\Omega$ $R_{DS(ON)}$ (at $V_{GS}=4.5V$) $< 8.5 m\Omega$


100% UIS Tested 100% Rg Tested




TO-252

DPAK **Bottom View**







Orderable Part Number Package Type		Form	Minimum Order Quantity
AOD66919	TO-252	Tape & Reel	2500

Parameter Drain-Source Voltage Gate-Source Voltage		Symbol	Maximum	Units	
		V_{DS}	100	V	
		V_{GS}	±20	V	
Continuous Drain	T _C =25°C		70		
Current ^G	T _C =100°C	'D	70	A	
Pulsed Drain Current ^Ċ		I _{DM}	220		
Continuous Drain	T _A =25°C		22	A	
Current	T _A =70°C	IDSM	17		
Avalanche Current ^C	;	I _{AS}	48	А	
Avalanche energy	L=0.1mH	E _{AS}	115	mJ	
	T _C =25°C	D	156	W	
Power Dissipation ^B	T _C =100°C	— P _D —	62		
	T _A =25°C	В	6.2	10/	
Power Dissipation ^A	T _A =70°C	P _{DSM}	4	W	
Junction and Storag	e Temperature Range	T _J , T _{STG}	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol	Symbol Typ Max		Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.6	0.8	°C/W	



Electrical Characteristics (T_{.I}=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Тур	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
I _{DSS} Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			1	μA	
·DSS	Zero date Voltage Brain Gurrent	T _J =55°	°C		5	μΑ
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	1.5	2	2.6	V
		V _{GS} =10V, I _D =20A		5.4	6.5	mΩ
R _{DS(ON)} Static Drain-Source On-Resistance	T _J =125°	Č	9.5	11.5	11177	
	V_{GS} =4.5V, I_{D} =20A		6.8	8.5	mΩ	
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =20A		88		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.7	1	V
Is	Maximum Body-Diode Continuous Current ^G				70	Α
DYNAMIC	PARAMETERS					
C _{iss}	Input Capacitance			3420		pF
C _{oss}	Output Capacitance	V_{GS} =0V, V_{DS} =50V, f=1MHz		790		pF
C _{rss}	Reverse Transfer Capacitance			14		pF
R_g	Gate resistance	f=1MHz	0.8	1.7	2.7	Ω
SWITCHI	NG PARAMETERS					
Q _g (10V)	Total Gate Charge			47	66	nC
Q _g (4.5V)	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, I _D =20A		22	31	nC
Q_{gs}	Gate Source Charge	VGS-10V, VDS-30V, ID-20A		10		nC
Q_{gd}	Gate Drain Charge	1		5		nC
Q _{oss}	Output Charge	V_{GS} =0V, V_{DS} =50V		70		nC
t _{D(on)}	Turn-On DelayTime			11		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_{L} =2.5 Ω ,		5.5		ns
$t_{D(off)}$	Turn-Off DelayTime	R_{GEN} =3 Ω		43		ns
t _f	Turn-Off Fall Time			9.5		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs		36		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs		214		nC

A. The value of $R_{\theta,JA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on $R_{\theta,JA}$ t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

Rev.1.1: November 2023 **www.aosmd.com** Page 2 of 6

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $\rm T_{J(MAX)}\!\!=\!\!150^\circ\,$ C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μ s pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 $V_{\rm DS}$ (Volts) Figure 1: On-Region Characteristics (Note E)



V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)



 ${\rm I_D}\left({\rm A} \right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)






Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 ${\rm Q_g}$ (nC) Figure 7: Gate-Charge Characteristics




V_{DS} (Volts)
Figure 8: Capacitance Characteristics



V_{GS}> or equal to 4.5V Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Pulse Width (s)
Figure 10: Single Pulse Power Rating Junction-toCase (Note F)




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C) Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

