

# AONS62614

60V N-Channel AlphaSGT™

## **General Description**

- Trench Power MOSFET AlphaSGT<sup>™</sup> technology
- Low R<sub>DS(ON)</sub>
   Logic Level Gate Drive
- Excellent Gate Charge x  $R_{DS(ON)}$  Product (FOM)
- RoHS and Halogen-Free Compliant

#### **Applications**


• High Frequency Switching and Synchronous Rectification

## **Product Summary**

 $V_{\text{DS}}$ 60V  $I_D$  (at  $V_{GS}$ =10V) 100A R<sub>DS(ON)</sub> (at V<sub>GS</sub>=10V)  $< 2.5 m\Omega$  $R_{DS(ON)}$  (at  $V_{GS}$ =4.5V) < 3.4mΩ

100% UIS Tested 100% Rg Tested





Orderable Part Number Package Ty		Form	Minimum Order Quantity		
AONS62614	DFN 5x6	Tape & Reel	3000		

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	60	V	
Gate-Source Voltage		V <sub>GS</sub>	±20	V	
Continuous Drain T <sub>C</sub> =25°C		1	100		
Current <sup>G</sup>	T <sub>C</sub> =100°C	I <sub>D</sub>	100	A	
Pulsed Drain Current C		I <sub>DM</sub>	320		
Continuous Drain T <sub>A</sub> =25°C			37	А	
Current	T <sub>A</sub> =70°C	IDSM	30		
Avalanche Current <sup>C</sup>		I <sub>AS</sub>	42	A	
Avalanche energy	L=0.3mH <sup>C</sup>	E <sub>AS</sub>	265	mJ	
V <sub>DS</sub> Spike <sup>I</sup>	10µs	V <sub>SPIKE</sub>	72	V	
	T <sub>C</sub> =25°C	P <sub>D</sub>	119	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C		47.5	vv	
	T <sub>A</sub> =25°C	Р	6.2	W	
Power Dissipation A	T <sub>A</sub> =70°C	P <sub>DSM</sub>	4.0	VV	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol	Тур Мах		Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.85	1.05	°C/W	



## Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC I	PARAMETERS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V		60			V
I <sub>DSS</sub> Zero Gate Voltage Drain Current	Zoro Coto Voltago Droin Current	V <sub>DS</sub> =60V, V <sub>GS</sub> =0V				1	
	Zero Gate voltage Drain Current		T <sub>J</sub> =55°C			5	μA
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±20V	$V_{DS}=0V$ , $V_{GS}=\pm20V$			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=250\mu A$		1.2	1.6	2.2	V
		$V_{GS}$ =10V, $I_D$ =20A			2.1	2.5	mΩ
R <sub>DS(ON)</sub> S	Static Drain-Source On-Resistance		T <sub>J</sub> =125°C		3.4	4.1	
		$V_{GS}$ =4.5V, $I_D$ =20A			2.7	3.4	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_D$ =20A			110		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V			0.67	1	V
Is	Maximum Body-Diode Continuous Cur	riode Continuous Current G				100	Α
DYNAMI	C PARAMETERS		•		•	•	•
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =30V, f=1MHz			3660		pF
Coss	Output Capacitance				1160		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				108		pF
$R_g$	Gate resistance	f=1MHz		0.3	0.75	1.2	Ω
SWITCH	NG PARAMETERS		-		-		
<b>Q</b> <sub>g</sub> (10V)	Total Gate Charge				64	90	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge	\/ _10\/ \/ _30\/	1, 40,4,74, 20,4,1, 20,4		32	50	nC
$Q_{gs}$	Gate Source Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =30V, I <sub>D</sub> =20A			8.5		nC
$Q_{gd}$	Gate Drain Charge				11.5		nC
Q <sub>oss</sub>	Output Charge	$V_{GS}=0V, V_{DS}=30V$	$V_{GS}=0V$ , $V_{DS}=30V$		57		nC
t <sub>D(on)</sub>	Turn-On DelayTime				7.5		ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =30V, $R_L$ =1.5 $\Omega$ , $R_{GEN}$ =3 $\Omega$			7		ns
t <sub>D(off)</sub>	Turn-Off DelayTime				44		ns
t <sub>f</sub>	Turn-Off Fall Time				12.5		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, di/dt=500A/μ	s		26		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	<sub>E</sub> I <sub>F</sub> =20A, di/dt=500A/μs			92		nC

A. The value of R<sub>BJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> =25° C. The Power dissipation P<sub>DSM</sub> is based on R <sub>0JA</sub> t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev.3.0: October 2019 Page 2 of 6 www.aosmd.com

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(MAX)}\!\!=\!\!150^\circ\,$  C.

D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating. G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.

I. The spike duty cycle 5% max, limited by junction temperature  $\rm T_{J(MAX)}\!\!=\!\!125^{\circ}\,$  C.




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







V<sub>GS</sub> (Volts) Figure 2: Transfer Characteristics (Note E)




I<sub>D</sub> (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V<sub>GS</sub> (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS









T<sub>CASE</sub> (° C)
Figure 13: Current De-rating (Note F)



V<sub>DS</sub> (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Rev.3.0: October 2019 www.aosmd.com Page 5 of 6

Vdd

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

