

MOSFET


OptiMOS[™]5 Power-Transistor, 150 V


Features

- Excellent gate charge x R_{DS(on)} product (FOM)
 Very low on-resistance R_{DS(on)}
 Very low reverse recovery charge (Qrr)
 175 °C operating temperature
 Pb-free lead plating; RoHS compliant
 Qualified according to JEDEC¹⁾ for target application
 Ideal for high-frequency switching and synchronous rectification
 Halogen-free according to IEC61249-2-21



Table 1 110 y 1 01101111ai100 1 arainotoro							
Parameter	Value	Unit					
V _{DS}	150	V					
R _{DS(on),max (TO220)}	5.1	mΩ					
I_{D}	120	A					
Q _{rr}	83	nC					











Type / Ordering Code	Package	Marking	Related Links
IPP051N15N5	PG-TO 220-3	051N15N5	-

OptiMOS[™]5 Power-Transistor, 150 V



Table of Contents

escription
aximum ratings 3
nermal characteristics
ectrical characteristics
ectrical characteristics diagrams 5
ackage Outlines 9
evision History
rademarks
isclaimer

OptiMOS[™]5 Power-Transistor, 150 V IPP051N15N5



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 **Maximum ratings**

Banamatan	O la l		Values			Note / Tool Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	nit Note / Test Condition	
Continuous drain current	I _D	-	-	120 115	А	T _C =25 °C T _C =100 °C	
Pulsed drain current ¹⁾	I _{D,pulse}	-	-	480	Α	<i>T</i> _C =25 °C	
Avalanche energy, single pulse ²⁾	E AS	-	-	230	mJ	$I_{\rm D}$ =100 A, $R_{\rm GS}$ =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	300	W	<i>T</i> _C =25 °C	
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56	

2 Thermal characteristics

Table 3 Thermal characteristics

Development	Cumbal	Values			11	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Thermal resistance, junction - case	R _{thJC}	-	0.3	0.5	K/W	-	
Thermal resistance, junction - ambient, minimal footprint	R _{thJA}	-	-	62	K/W	-	

3 Electrical characteristics at T_j =25 °C, unless otherwise specified

Table 4 **Static characteristics**

Davamatav	Cumbal		Values			Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	$V_{(BR)DSS}$	150	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	3.0	3.8	4.6	V	V _{DS} =V _{GS} , I _D =264 μA	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =120 V, V _{GS} =0 V, T _j =25 °C V _{DS} =120 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	1	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	4.0 4.3	5.1 5.7	mΩ	V _{GS} =10 V, I _D =60 A V _{GS} =8 V, I _D =30 A	
Gate resistance ³⁾	R _G	-	1.1	1.6	Ω	-	
Transconductance	g fs	59	117	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 60 A$	

See Diagram 3
 See Diagram 13
 Defined by design. Not subject to production test

OptiMOS[™]5 Power-Transistor, 150 V IPP051N15N5



Table 5 Dynamic characteristics

Damamatan	Cumbal	Values			11	Nata / Taat Canditian	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance ¹⁾	Ciss	-	6000	7800	pF	V _{GS} =0 V, V _{DS} =75 V, <i>f</i> =1 MHz	
Output capacitance ¹⁾	Coss	-	1500	1950	pF	V _{GS} =0 V, V _{DS} =75 V, f=1 MHz	
Reverse transfer capacitance ¹⁾	Crss	-	34	60	pF	V _{GS} =0 V, V _{DS} =75 V, f=1 MHz	
Turn-on delay time	$t_{\sf d(on)}$	-	19.6	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =60 A, $R_{\rm G,ext}$ =1.6 Ω	
Rise time	t _r	-	5.3	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =60 A, $R_{\rm G,ext}$ =1.6 Ω	
Turn-off delay time	$t_{\sf d(off)}$	-	25.5	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =60 A, $R_{\rm G,ext}$ =1.6 Ω	
Fall time	t _f	-	4.5	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =60 A, $R_{\rm G,ext}$ =1.6 Ω	

Table 6 Gate charge characteristics²⁾

Parameter	Comple of		Values			Nata / Tank Oam distant	
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q _{gs}	-	33	-	nC	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =60 A, $V_{\rm GS}$ =0 to 10 V	
Gate to drain charge ¹⁾	Q _{gd}	-	16	24	nC	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =60 A, $V_{\rm GS}$ =0 to 10 V	
Switching charge	Q _{sw}	-	26	-	nC	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =60 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge total ¹⁾	Qg	-	80	100	nC	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =60 A, $V_{\rm GS}$ =0 to 10 V	
Gate plateau voltage	$V_{ m plateau}$	-	5.4	-	V	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =60 A, $V_{\rm GS}$ =0 to 10 V	
Output charge ¹⁾	Q _{oss}	-	225	299	nC	V _{DD} =75 V, V _{GS} =0 V	


Table 7 Reverse diode


Doromotor	Cumbal	Values		l lmi4	Note / Test Condition		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continous forward current	Is	-	-	120	Α	T _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	480	Α	<i>T</i> _C =25 °C	
Diode forward voltage	V _{SD}	-	0.87	1.1	V	V _{GS} =0 V, I _F =60 A, T _j =25 °C	
Reverse recovery time ¹⁾	<i>t</i> _{rr}	-	60	120	ns	V _R =75 V, I _F =60A, di _F /dt=100 A/μs	
Reverse recovery charge ¹⁾	Qrr	-	83	166	nC	V _R =75 V, I _F =60A, di _F /dt=100 A/μs	

 $^{^{1)}}$ Defined by design. Not subject to production test $^{2)}$ See "Gate charge waveforms" for parameter definition





4 Electrical characteristics diagrams






























5 Package Outlines



DIM	MILLIM	ETERS	INCH	IES		
DIM	MIN	MAX	MIN	MAX		
Α	4.30	4.57	0.169	0.180		
A1	1.17	1.40	0.046	0.055		
A2	2.15	2.72	0.085	0.107		
b	0.65	0.86	0.026	0.034		
b1	0.95	1.40	0.037	0.055		
b2	0.95	1.15	0.037	0.045		
b3	0.65	1.15	0.026	0.045		
С	0.33	0.60	0.013	0.024		
D	14.81	15.95	0.583	0.628		
D1	8.51	9.45	0.335	0.372		
D2	12.19	13.10	0.480	0.516		
Ε	9.70	10.36	0.382	0.408		
E1	6.50	8.60	0.256	0.339		
е	2.5	54	0.1	00		
e1	5.0	08	0.2	:00		
N		3	3	3		
H1	5.90	6.90	0.232	0.272		
L	13.00	14.00	0.512	0.551		
L1	-	4.80	-	0.189		
øΡ	3.60	3.89	0.142	0.153		
Q	2.60	3.00	1000 1000			




Figure 1 Outline PG-TO 220-3, dimensions in mm/inches

OptiMOS[™]5 Power-Transistor, 150 V IPP051N15N5



Revision History

IPP051N15N5

Revision: 2018-04-20, Rev. 2.1

Previous Revision

Revision	Date	Subjects (major changes since last revision)			
2.0	2016-02-01	Release of final version			
2.1	2018-04-20	Update tf, td(off), trr and Qrr			

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CoolGaN™, CoolMOS™, CoolSeT™, CoolSiC™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, Infineon™, ISOFACE™, IsoPACK™, i-Wafer™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OPTIGA™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, ReverSave™, SatRIC™, SIEGET™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, SPOC™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2018 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.