

High Voltage HiPerFET Power MOSFET

IXFH 6N120

 V_{DSS} = 1200 V $I_{D(cont)}$ = 6 A $R_{DS(on)}$ = 2.6 Ω t ≤ 300 ns

N-Channel Enhancement Mode Avalanche Rated

Preliminary Data Sheet



Symbol	Test Conditions	Maximum Ratings	
V _{DSS} V _{DGR}	$T_J = 25^{\circ}\text{C to } 150^{\circ}\text{C}$ $T_J = 25^{\circ}\text{C to } 150^{\circ}\text{C}; R_{GS} = 1 \text{ M}\Omega$	1200 1200	V
V _{GS} V _{GSM}	Continuous Transient	±20 ±30	V
I _{D25}	T _C = 25°C	6	А
I _{DM}	$T_{\rm C} = 25^{\circ}$ C, pulse width limited by $T_{\rm JM}$	24	Α
I _{AR}	$T_{c} = 25^{\circ}C$	6	Α
E _{AR}	T _C = 25°C	25	mJ
E_{AS}	$T_{c} = 25^{\circ}C$	500	mJ
dv/dt	$I_{S} \leq I_{DM}$, di/dt ≤ 100 A/ μ s, $V_{DD} \leq V_{DSS}$, $T_{J} \leq 150^{\circ}$ C, $R_{G} = 2$ Ω	10	V/ns
P _D	T _C = 25°C	300	W
T _J T _{JM} T _{stg}		-55 +150 150 -55 +150	°C °C °C
T _L	1.6 mm (0.062 in.) from case for 10 s	300	°C
$\overline{M_{d}}$	Mounting torque	1.13/10	Nm/lb.in.
Weight	TO-247 AD	6	g

TO-247 AD (IXTH)	
G _	(TAB)

G = Gate, D = Drain, S = Source, TAB = Drain

Features

- International standard packages
- $^{\bullet}$ Low R_{DS (on)} HDMOS^{TM} process
- Rugged polysilicon gate cell structure
- Unclamped Inductive Switching (UIS) rated
- Low package inductance
 - easy to drive and to protect

Advantages

- Easy to mount
- Space savings
- High power density

Symbol				Characteristic Values			
$(1_{J} = 25^{\circ})$	C, unless otherwise specified)	win.	Тур.	Max.			
$\mathbf{V}_{\mathtt{DSS}}$	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	1200			V		
V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 2.5 \text{ mA}$	3.0		5.0	V		
I _{GSS}	$V_{GS} = \pm 20 V_{DC}, V_{DS} = 0$			±100	nA		
I _{DSS}	$V_{DS} = V_{DSS}$	T,= 25°C		50	μΑ		
	$V_{GS}^{DS} = 0 V$	T _J = 125°C		1500	μΑ		
R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_{D} = 0.5 I_{D25}$			2.6	Ω		
	Pulse test, $t \le 300 \mu s$, duty	cycle d ≤2 %					

© 2005 IXYS All rights reserved DS99335(02/05)




Symbol	Test Conditions Characteristics $(T_{_{J}}=25^{\circ}\text{C}, \text{ unless of Min.})$	otherwi	istic Values se specified) Max.
g _{fs}	$V_{DS} = 20 \text{ V}; I_{D} = 0.5 I_{D25}, \text{ pulse test}$ 3	5	S
C _{iss} C _{oss} C _{rss}	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$	1950 175 60	pF pF pF
t _{d(on)} t _r t _{d(off)} t _f	$V_{GS} = 10 \text{ V}, V_{DS} = 0.5 V_{DSS}, I_{D} = 0.5 I_{D25}$ $R_{G} = 4.7 \Omega \text{ (External)}$	28 33 42 18	ns ns ns ns
Q _{g(on)} Q _{gs} Q _{gd}	$V_{GS} = 10 \text{ V}, V_{DS} = 0.5 V_{DSS}, I_{D} = 0.5 I_{D25}$	56 13 25	nC nC nC
R _{thJC}	(TO-247)	0.21	0.42 K/W K/W

Source-Drain Diode

Characteristic Values

 $(T_J = 25^{\circ}C, \text{ unless otherwise specified})$

Symbol	Test Conditions	min.	typ.	max.	
I _s	V _{GS} = 0 V			6	A
I _{SM}	Repetitive			24	Α
V _{SD}	$I_F = I_S$, $V_{GS} = 0 \text{ V}$, Pulse test, $t \le 300 \mu\text{s}$, duty cycle $d \le 2 \%$			1.5	V
t _{rr} Q _{RM}	$I_{F} = 6 \text{ A}, \text{ di/dt} \le 100 \text{ A/}\mu\text{s}$		0.6	300	ns uC
I _{RM}			3.0		Α



Terminals: 1 - Gate 2 - Drain 3 - Source Tab - Drain

Dim.	Millimeter		Inches	
	Min.	Max.	Min.	Max.
Α	4.7	5.3	.185	.209
A,	2.2	2.54	.087	.102
A ₂	2.2	2.6	.059	.098
b	1.0	1.4	.040	.055
b₁	1.65	2.13	.065	.084
b ₂	2.87	3.12	.113	.123
С	.4	.8	.016	.031
D	20.80	21.46	.819	.845
Е	15.75	16.26	.610	.640
е	5.20	5.72	0.205	0.225
L	19.81	20.32	.780	.800
L1		4.50		.177
ØP	3.55	3.65	.140	.144
Q	5.89	6.40	0.232	0.252
R	4.32	5.49	.170	.216
S	6.15	BSC	242	BSC
S	6.15	BSC	242	BSC

Fig. 1. Output Characteristics




Fig. 2. Extended Output Characteristics




Fig. 3. Output Characteristics




Fig. 4. $R_{\text{DS(on)}}\,\text{Normalized to}\,\,I_{\text{D25}}\,\text{Value}\,\,\text{vs.}$




Fig. 5. $R_{DS(on)}$ Normalized to I_{D25}




Fig. 6. Drain Current vs. Case Temperature






Fig. 7. Input Admittance




Fig. 8. Transconductance




Fig. 9. Source Current vs. Source-To-Drain




Fig. 10. Gate Charge




Fig. 11. Capacitance




Fig. 12. Maximum Transient Thermal Resistance

