

CoolSiC™ M1

CoolSiC™ MOSFET 650 V G1

The 650 V CoolSiC™ is built over the solid silicon carbide technology developed in Infineon in more than 20 years. Leveraging the wide bandgap SiC material characteristics, the 650V CoolSiC™ MOSFET offers a unique combination of performance, reliability and ease of use. Suitable for high temperature and harsh operations, it enables the simplified and cost effective deployment of the highest system efficiency.

Features

- Optimized switching behavior at higher currents
- Commutation robust fast body diode with low Q_{fr}
- Superior gate oxide reliability
- $T_{j,max}=175^{\circ}\text{C}$ and excellent thermal behavior
- Lower $R_{DS(on)}$ and pulse current dependency on temperature
- Increased avalanche capability
- Compatible with standard drivers
- Kelvin source provides up to 4 times lower switching losses

Benefits

- Unique combination of high performance, high reliability and ease of use
- Ease of use and integration
- Suitable for topologies with continuous hard commutation
- Higher robustness and system reliability
- Efficiency improvement
- Reduced system size leading to higher power density

Potential applications

- Telecom and Server SMPS
- UPS (uninterruptable power supplies)
- Solar PV inverters
- EV charging infrastructure
- Energy storage and battery formation
- Class D amplifiers

Product validation

Fully qualified according to JEDEC for Industrial Applications

Please note: The source and sense source pins are not exchangeable. Their exchange might lead to malfunction.

Table 1 Key Performance Parameters

Parameter	Value	Unit
$V_{DS} @ T_J = 25^{\circ}\text{C}$	650	V
$R_{DS(on),typ}$	22	mΩ
$R_{DS(on),max}$	30	mΩ
$Q_{G,typ}$	67	nC
$I_{DM,max}$	196	A
$Q_{oss} @ 400 \text{ V}$	158	nC
$E_{oss} @ 400 \text{ V}$	23.8	μJ

Type/Ordering Code	Package	Marking	Related Links
IMT65R022M1H	PG-HSOF-8	65R022M1	see Appendix A

TOLL







Table of Contents

Description 1

Maximum ratings 3

Thermal characteristics 4

Operating range 5

Electrical characteristics 6

Electrical characteristics diagrams 8

Test Circuits 13

Package Outlines 14

Appendix A 17

Revision History 18

Trademarks 18

Disclaimer 18

1 Maximum ratings

at $T_j = 25\text{ °C}$, unless otherwise specified.

Note: for optimum lifetime and reliability, Infineon recommends operating conditions that do not exceed 80% of the maximum ratings stated in this datasheet.

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Continuous DC drain current ¹⁾	I_{DDC}	-	-	79 64	A	$T_c = 25\text{ °C}$ $T_c = 100\text{ °C}$
Peak drain current ²⁾	I_{DM}	-	-	196	A	$T_c = 25\text{ °C}$, $V_{\text{GS}} = 18\text{ V}$
Avalanche energy, single pulse	E_{AS}	-	-	350	mJ	$I_D = 13.1\text{ A}$, $V_{\text{DD}} = 50\text{ V}$; see table 11
Avalanche energy, repetitive	E_{AR}	-	-	1.75	mJ	$I_D = 13.1\text{ A}$, $V_{\text{DD}} = 50\text{ V}$; see table 11
Avalanche current, single pulse	I_{AS}	-	-	13.1	A	-
MOSFET dv/dt ruggedness	dv/dt	-	-	200	V/ns	$V_{\text{DS}} = 0 \dots 400\text{ V}$
Gate source voltage (static) ³⁾	V_{GS}	-5	-	23	V	-
Gate source voltage (transient)	V_{GS}	-7	-	25	V	$t_{\text{pulse}} \leq 1\%$ duty cycle/ f_{sw}
Power dissipation	P_{tot}	-	-	375	W	$T_c = 25\text{ °C}$
Storage temperature	T_{stg}	-55	-	150	°C	-
Operating junction temperature	T_j	-55	-	175	°C	-
Mounting torque	-	-	-	n.a.	Ncm	-
Continuous reverse drain current ¹⁾	I_{SDC}	-	-	79 53	A	$V_{\text{GS}} = 18\text{ V}$, $T_c = 25\text{ °C}$ $V_{\text{GS}} = 0\text{ V}$, $T_c = 25\text{ °C}$
Peak reverse drain current ²⁾	I_{SM}	-	-	196	A	$T_c = 25\text{ °C}$, $t_p \leq 250\text{ ns}$
Insulation withstand voltage	V_{ISO}	-	-	n.a.	V	V_{rms} , $T_c = 25\text{ °C}$, $t = 1\text{ min}$

¹⁾ Limited by $T_{j,\text{max}}$.

²⁾ Pulse width t_{pulse} limited by $T_{j,\text{max}}$.

³⁾ The maximum gate-source voltage in the application design should be in accordance to IPC-9592B.

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	$R_{th(j-c)}$	-	-	0.40	°C/W	-
Thermal resistance, junction - ambient	$R_{th(j-a)}$	-	-	62	°C/W	device on PCB, minimal footprint
Thermal resistance, junction - ambient, SMD version	$R_{th(j-a)}$	-	35	45	°C/W	Device on 40mm*40mm*1.5mm epoxy PCB FR4 with 6cm ² (one layer, 70µm thickness) copper area for drain connection and cooling. PCB is vertical without air stream cooling.
Soldering temperature, wave- & reflow soldering allowed	T_{sold}	-	-	260	°C	reflow MSL2

3 Operating range

Table 4 Operating range

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Gate-source voltage operating range including undershoots ⁴⁾	V_{GS}	-2	-	20	V	-
Recommended turn-on voltage	$V_{GS(on)}$	-	18	-	V	-
Recommended turn-off voltage	$V_{GS(off)}$	-	0	-	V	-

4)

Important notice: If the gate source voltage of the device in application exceeds the operating range (Table 4), the device $R_{DS(on)}$ and $V_{GS(th)}$ might exceed the maximum value stated in the datasheet at the end of the lifetime of the device. In order to ensure sound operation of the device over the planned lifetime, the maximum ratings (Table 2) and the CoolSiC™ MOSFET 650V M1 trench power device application note AN_1907_PL52_1911_144109 must be considered.

4 Electrical characteristics

at $T_j = 25\text{ °C}$, unless otherwise specified

Table 5 Static characteristics

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Drain-source voltage	V_{DS}	650	-	-	V	$V_{GS} = 0\text{ V}$, $I_D = 1.23\text{ mA}$
Gate threshold voltage ⁵⁾	$V_{GS(th)}$	3.5	4.5	5.7	V	$V_{DS} = V_{GS}$, $I_D = 12.3\text{ mA}$
Zero gate voltage drain current	I_{DSS}	-	1 3	100 -	μA	$V_{DS} = 650\text{ V}$, $V_{GS} = 0\text{ V}$, $T_j = 25\text{ °C}$ $V_{DS} = 650\text{ V}$, $V_{GS} = 0\text{ V}$, $T_j = 175\text{ °C}$
Gate-source leakage current	I_{GSS}	-	-	100	nA	$V_{GS} = 20\text{ V}$, $V_{DS} = 0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	22 31	30 -	m Ω	$V_{GS} = 18\text{ V}$, $I_D = 41.1\text{ A}$, $T_j = 25\text{ °C}$ $V_{GS} = 18\text{ V}$, $I_D = 41.1\text{ A}$, $T_j = 175\text{ °C}$
Internal gate resistance	$R_{G,int}$	-	3.0	-	Ω	$f = 1\text{ MHz}$

⁵⁾ Tested after 1 ms pulse at $V_{GS} = +20\text{ V}$.

Table 6 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	2288	-	pF	$V_{GS} = 0\text{ V}$, $V_{DS} = 400\text{ V}$, $f = 250\text{ kHz}$
Reverse transfer capacitance	C_{rss}	-	24	-	pF	$V_{GS} = 0\text{ V}$, $V_{DS} = 400\text{ V}$, $f = 250\text{ kHz}$
Output capacitance ⁶⁾	C_{oss}	-	262	341	pF	$V_{GS} = 0\text{ V}$, $V_{DS} = 400\text{ V}$, $f = 250\text{ kHz}$
Output charge ⁶⁾	Q_{oss}	-	158	205	nC	calculation based on C_{oss}
Effective output capacitance, energy related ⁷⁾	$C_{o(er)}$	-	298	-	pF	$V_{GS} = 0\text{ V}$, $V_{DS} = 0...400\text{ V}$
Effective output capacitance, time related ⁸⁾	$C_{o(tr)}$	-	395	-	pF	$I_D = \text{constant}$, $V_{GS} = 0\text{ V}$, $V_{DS} = 0...400\text{ V}$
Turn-on delay time	$t_{d(on)}$	-	8.4	-	ns	$V_{DD} = 400\text{ V}$, $V_{GS} = 0/18\text{ V}$, $I_D = 41.1\text{ A}$, $R_{G,ext} = 1.8\text{ }\Omega$; see table 10
Rise time	t_r	-	15	-	ns	$V_{DD} = 400\text{ V}$, $V_{GS} = 0/18\text{ V}$, $I_D = 41.1\text{ A}$, $R_{G,ext} = 1.8\text{ }\Omega$; see table 10
Turn-off delay time	$t_{d(off)}$	-	24.7	-	ns	$V_{DD} = 400\text{ V}$, $V_{GS} = 0/18\text{ V}$, $I_D = 41.1\text{ A}$, $R_{G,ext} = 1.8\text{ }\Omega$; see table 10
Fall time	t_f	-	8.0	-	ns	$V_{DD} = 400\text{ V}$, $V_{GS} = 0/18\text{ V}$, $I_D = 41.1\text{ A}$, $R_{G,ext} = 1.8\text{ }\Omega$; see table 10

- 6) Maximum specification is defined by calculated six sigma upper confidence bound.
- 7) $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 400 V.
- 8) $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 400 V.

Table 7 Gate charge characteristics



Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Plateau gate to source charge	$Q_{GS(pl)}$	-	18	-	nC	$V_{DD} = 400\text{ V}$, $I_D = 41.1\text{ A}$, $V_{GS} = 0\text{ to }18\text{ V}$
Gate to drain charge	Q_{GD}	-	15	-	nC	$V_{DD} = 400\text{ V}$, $I_D = 41.1\text{ A}$, $V_{GS} = 0\text{ to }18\text{ V}$
Total gate charge	Q_G	-	67	-	nC	$V_{DD} = 400\text{ V}$, $I_D = 41.1\text{ A}$, $V_{GS} = 0\text{ to }18\text{ V}$


Table 8 Reverse diode characteristics

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Drain-source reverse voltage	V_{SD}	-	4.0	-	V	$V_{GS} = 0\text{ V}$, $I_S = 41.1\text{ A}$, $T_j = 25\text{ °C}$
MOSFET forward recovery time	t_{fr}	-	24.7	-	ns	$V_{DD} = 400\text{ V}$, $I_S = 41.1\text{ A}$, $di_S/dt = 1000\text{ A}/\mu\text{s}$; see table 9
MOSFET forward recovery charge ⁹⁾	Q_{fr}	-	166	-	nC	$V_{DD} = 400\text{ V}$, $I_S = 41.1\text{ A}$, $di_S/dt = 1000\text{ A}/\mu\text{s}$; see table 9
MOSFET peak forward recovery current	I_{frm}	-	11.4	-	A	$V_{DD} = 400\text{ V}$, $I_S = 41.1\text{ A}$, $di_S/dt = 1000\text{ A}/\mu\text{s}$; see table 9

- ⁹⁾ Q_{fr} includes Q_{oss} .

5 Electrical characteristics diagrams










Diagram 13: Avalanche energy




$E_{AS}=f(T_J)$; $I_D=13.1$ A; $V_{DD}=50$ V

Diagram 14: Drain-source breakdown voltage




$V_{DSS}=f(T_J)$; $I_D=1.23$ mA

Diagram 15: Typ. capacitances




$C=f(V_{DS})$; $V_{GS}=0$ V; $f=250$ kHz

Diagram 16: Typ. Coss stored energy



$E_{OSS}=f(V_{DS})$

Diagram 17: Typ. Qoss output charge



6 Test Circuits

Table 9 Body diode characteristics (CoolSiC)




Table 10 Switching times (CoolSiC)



Table 11 Unclamped inductive load



7 Package Outlines



PACKAGE - GROUP NUMBER: PG-HSOF-8-U02		
DIMENSIONS	MILLIMETERS	
	MIN.	MAX.
A	2.20	2.40
b	0.70	0.90
b1	9.70	9.90
b2	0.42	0.50
c	0.40	0.60
D	10.28	10.58
D1	3.30	
E	9.70	10.10
E1	7.50	
E2	8.50	
E3	9.46	
e	1.20 (BSC)	
H	11.48	11.88
H1	6.55	6.95
H2	7.15	
H3	3.59	
H4	3.26	
N	8	
K1	4.18	
L	1.40	1.80
L1	0.50	0.90
L2	0.50	0.70
L3	1.00	1.30
L4	2.62	2.81

1) PARTIALLY COVERED WITH MOLD FLASH

Figure 1 Outline PG-HSOF-8, dimensions in mm





Figure 2 Footprint Drawing PG-HSOF-8, dimensions in mm



All dimensions are in units mm


The drawing is in compliance with ISO 128-30, Projection Method 1 []

Figure 3 Packaging Variant PG-HSOF-8, dimensions in mm

8 Appendix A

Table 12 **Related Links**

- [IFX CoolSiC CoolSiC™ MOSFET 650 V G1 Webpage](#)
- [IFX CoolSiC CoolSiC™ MOSFET 650 V G1 Application Note](#)
- [IFX CoolSiC CoolSiC™ MOSFET 650 V G1 Simulation Model](#)
- [IFX Design tools](#)

Revision History

IMT65R022M1H

Revision 2024-10-07, Rev. 2.2

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2023-03-08	Release of final version
2.1	2024-08-26	IDSS update, nomenclature update, datasheet layout and POD update
2.2	2024-10-07	Update with package footprint and outline drawing correction

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by

Infineon Technologies AG
81726 München, Germany
© 2024 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.