

# AOT410L/AOB410L

100V N-Channel MOSFET SDMOS™

## **General Description**

The AOT410L/AOB410L is fabricated with SDMOS<sup>TM</sup> trench technology that combines excellent R<sub>DS(ON)</sub> with low gate charge & low Q<sub>rr</sub>. The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.


### **Product Summary**

 $V_{DS}$  100V  $I_{D}$  (at  $V_{GS}$ =10V) 150A

$$\begin{split} R_{DS(ON)} & (\text{at V}_{GS} \!\!=\! 10\text{V}) \\ R_{DS(ON)} & (\text{at V}_{GS} \!\!=\! 7\text{V}) \\ \end{split} \qquad < 6.5 \text{m} \Omega \ \, (< 6.2 \text{m} \Omega *) \\ < 7.5 \text{m} \Omega \ \, (< 7.2 \text{m} \Omega *) \end{split}$$

100% UIS Tested 100%  $R_g$  Tested





Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOT410L	TO-220	Tube	1000
AOB410L	TO-263	Tape & Reel	800

Absolute Maximum Ratings T <sub>A</sub> =25°C unless otherwise noted						
Parameter		Symbol	Maximum	Units		
Drain-Source Voltage		V <sub>DS</sub>	100	V		
Gate-Source Voltage		V <sub>GS</sub>	±25	V		
Continuous Drain	T <sub>C</sub> =25°C		150			
Current <sup>G</sup>	T <sub>C</sub> =100°C	I <sub>D</sub>	108	Α		
Pulsed Drain Current <sup>Ċ</sup>		I <sub>DM</sub>	405			
Continuous Drain	T <sub>A</sub> =25°C		12	A		
Current	T <sub>A</sub> =70°C	IDSM	10			
Avalanche Current <sup>C</sup>		I <sub>AS</sub> ,I <sub>AR</sub>	50	Α		
Avalanche energy L	=0.1mH <sup>C</sup>	E <sub>AS</sub> ,E <sub>AR</sub>	125	mJ		
	T <sub>C</sub> =25°C	P <sub>D</sub>	333	W		
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C	FD	167	T vv		
	T <sub>A</sub> =25°C	Р	1.9	W		
Power Dissipation <sup>A</sup>	T <sub>A</sub> =70°C	P <sub>DSM</sub>	1.2			
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 175	°C		

Thermal Characteristics						
Parameter		Symbol Typ		Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	12	15	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	ТЧДА	54	65	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.35	0.45	°C/W	

<sup>\*</sup> Surface mount package TO263



#### Electrical Characteristics (T<sub>.i</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC PARAMETERS							
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V	, V <sub>GS</sub> =0V		10		
		T <sub>J</sub> =55°C			50	μА	
$I_{GSS}$	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±25V			±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=5V_{,}I_{D}=250\mu A$	2	3	4	V	
$I_{D(ON)}$	On state drain current	$V_{GS}$ =10V, $V_{DS}$ =5V		405		Α	
		V <sub>GS</sub> =10V, I <sub>D</sub> =20A		5.1	6.5	mΩ	
		T0220 T <sub>J</sub> =125°C	,	8.8	11		
		$V_{GS}=7V$ , $I_D=20A$					
R <sub>DS(ON)</sub> Static Drain-Source O	Static Drain-Source On-Resistance	T0220		5.8	7.5	mΩ	
	Static Drain-Source On-Nesistance	$V_{GS}$ =10V, $I_D$ =20A			6.2	mΩ	
		TO263		4.8			
		$V_{GS}=7V$ , $I_D=20A$					
	TO263			5.5	7.2	mΩ	
g <sub>FS</sub>	Forward Transconductance	$V_{DS}=5V$ , $I_{D}=20A$		70		S	
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V		0.63	1	V	
I <sub>S</sub>	Maximum Body-Diode Continuous Current				150	Α	
	PARAMETERS			•		,	
C <sub>iss</sub>	Input Capacitance		5290	6622	7950	pF	
C <sub>oss</sub>	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =50V, f=1MHz	415	594	770	pF	
C <sub>rss</sub>	Reverse Transfer Capacitance		130	215	300	pF	
$R_g$	Gate resistance	$V_{GS}$ =0V, $V_{DS}$ =0V, f=1MHz	0.3	0.64	1	Ω	
SWITCHI	NG PARAMETERS						
$Q_g(10V)$	Total Gate Charge		85	107	129	nC	
$Q_{gs}$	Gate Source Charge	$V_{GS}$ =10V, $V_{DS}$ =50V, $I_{D}$ =20A	23	28.5	34	nC	
$Q_{gd}$	Gate Drain Charge		24	40	56	nC	
t <sub>D(on)</sub>	Turn-On DelayTime			28		ns	
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =50V, $R_L$ =2.5 $\Omega$ ,		22		ns	
t <sub>D(off)</sub>	Turn-Off DelayTime	$R_{GEN}=3\Omega$		43.5		ns	
t <sub>f</sub>	Turn-Off Fall Time			14.5		ns	
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, dI/dt=500A/μs	19	27	35	ns	
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, dI/dt=500A/μs	124	177	230	nC	

A. The value of  $R_{0JA}$  is measured with the device mounted on  $1in^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25° C. The Power dissipation P<sub>DSM</sub> is based on R <sub>0JA</sub> and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T<sub>JIMAXJ</sub>=175° C. Ratings are based on low frequency and duty cycles to keep

D. The R<sub>BJA</sub> is the sum of the thermal impedence from junction to case R<sub>BJC</sub> and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300 µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=175° C. The SOA curve provides a single pulse rating.


G. The maximum current limited by package.

H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.







V<sub>DS</sub> (Volts)
Fig 1: On-Region Characteristics (Note E)




V<sub>GS</sub>(Volts)
Figure 2: Transfer Characteristics (Note E)




I<sub>D</sub> (A)
Figure 3: On-Resistance vs. Drain Current and Gate
Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)



V<sub>GS</sub> (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)








Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Pulse Width (s)
Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)


www.aosmd.com Rev.3.1: May 2024 Page 4 of 7









T<sub>CASE</sub> (°C)
Figure 13: Power De-rating (Note F)



T<sub>CASE</sub> (°C)
Figure 14: Current De-rating (Note F)




Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)




Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

www.aosmd.com Rev.3.1: May 2024 Page 5 of 7






 $\rm I_{\rm S}$  (A) Figure 17: Diode Reverse Recovery Charge and Peak Current vs. Conduction Current



I<sub>S</sub> (A)
Figure 18: Diode Reverse Recovery Time and
Softness Factor vs. Conduction Current



di/dt (A/μs) Figure 19: Diode Reverse Recovery Charge and Peak Current vs. di/dt






Figure 20: Diode Reverse Recovery Time and Softness Factor vs. di/dt





# Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





# Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





### Diode Recovery Test Circuit & Waveforms

