

# OptiMOS<sup>™</sup>-5 Power-Transistor

# AEC® ® Qualified

### **Features**

- N-channel Enhancement mode Normal level
- AEC qualified
- MSL1 up to 260°C peak reflow
- 100% Avalanche tested
- Feasible for automatic optical inspection (AOI)


### **Product Summary**

V <sub>DS</sub>	100	V
R <sub>DS(on)</sub>	4	mΩ
I <sub>D</sub>	100	Α

### PG-TDSON-8



Туре	Package	Marking
IAUC100N10S5N040	PG-TDSON-8	5N1N040



# **Maximum ratings,** at $T_j$ =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current <sup>1)</sup>	ID	T <sub>C</sub> =25°C, V <sub>GS</sub> =10V	100	А
		T <sub>C</sub> =100°C, V <sub>GS</sub> =10V	100	
Pulsed drain current <sup>2)</sup>	I <sub>D,pulse</sub>	T <sub>C</sub> =25°C	400	
Avalanche energy, single pulse	E <sub>AS</sub>	/ <sub>D</sub> =50A	234	mJ
Avalanche current, single pulse	IAS	-	100	Α
Gate source voltage	$V_{GS}$	-	±20	V
Power dissipation	$P_{\text{tot}}$	T <sub>C</sub> =25°C, T <sub>J</sub> =175°C	167	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$	-	-55 +175	°C



Parameter	Symbol	Conditions	Values		Unit	
			min.	typ.	max.	
Thermal characteristics						
Thermal resistance, junction - case	$R_{\mathrm{thJC}}$	-	-	-	0.9	K/W

# **Electrical characteristics,** at $T_j$ =25 °C, unless otherwise specified

### Static characteristics

Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	$V_{\rm GS}$ =0V, $I_{\rm D}$ = 1mA	100	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 90 \mu {\rm A}$	2.2	3.0	3.8	]
Zero gate voltage drain current	I <sub>DSS</sub>	$V_{\rm DS}$ =100V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =25 °C	-	0.1	1	μΑ
		$V_{\rm DS}$ =100V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =125°C <sup>2)</sup>	-	10	100	
Gate-source leakage current	$I_{\mathrm{GSS}}$	V <sub>GS</sub> =20V, V <sub>DS</sub> =0V	-	-	100	nA
Drain-source on-state resistance	$R_{\mathrm{DS(on)}}$	V <sub>GS</sub> =6V, I <sub>D</sub> =25A	-	4.2	5.6	mΩ
		V <sub>GS</sub> =10 V, I <sub>D</sub> =50 A	-	3.4	4	
Gate resistance <sup>2)</sup>	R <sub>G</sub>		-	1.3	-	Ω



Parameter	Symbol Conditions	Values			Unit	
			min.	typ.	max.	
Dynamic characteristics <sup>2)</sup>						
Input capacitance	Ciss		-	4000	5200	pF
Output capacitance	Coss	$V_{\rm GS}$ =0 V, $V_{\rm DS}$ =50V, $f$ =1MHz	-	660	860	1
Reverse transfer capacitance	C <sub>rss</sub>		-	28	42	
Turn-on delay time	$t_{d(on)}$		-	10	_	ns
Rise time	t <sub>r</sub>	V <sub>DD</sub> =50V, V <sub>GS</sub> =10V,	-	5	_	
Turn-off delay time	$t_{d(off)}$	$I_{\rm D}$ =100A, $R_{\rm G}$ =3.5 $\Omega$	-	19	-	
Fall time	t <sub>f</sub>		-	14	-	]
Gate Charge Characteristics <sup>2)</sup>						
Gate to source charge	Q <sub>gs</sub>		-	20	26	nC
Gate to drain charge	$Q_{gd}$	$V_{\rm DD}$ =50V, $I_{\rm D}$ =50A, $V_{\rm GS}$ =0 to 10V	-	13	20	
Gate charge total	Qg		-	60	78	
Gate plateau voltage	V <sub>plateau</sub>		-	4.6	-	V
Reverse Diode						
Diode continous forward current <sup>2)</sup>	Is	T -25°C	-	-	100	А
Diode pulse current <sup>2)</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C	-	-	400	
Diode forward voltage	V <sub>SD</sub>	V <sub>GS</sub> =0V, / <sub>F</sub> =50A, T <sub>j</sub> =25°C	-	0.9	1.1	V
Reverse recovery time <sup>2)</sup>	trr	$V_{R}$ =50V, $I_{F}$ =50A, $di_{F}/dt$ =100A/ $\mu$ s	-	54	-	ns
Reverse recovery charge <sup>2)</sup>	Q <sub>rr</sub>		-	90	-	nC

 $<sup>^{1)}</sup>$  Current is limited by package; with an  $R_{\rm thJC}$  =0.9K/W the chip is able to carry 140A at 25°C.

<sup>&</sup>lt;sup>2)</sup> Defined by design. Not subject to production test.




### 1 Power dissipation

$$P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} \ge 6 \text{ V}$$

# 175 150 125 100 25 75 50 25 0 0 100 150 200 T<sub>C</sub> [°C]

### 2 Drain current

$$I_D = f(T_C); V_{GS} \ge 6 \text{ V}$$



### 3 Safe operating area


$$I_{\rm D} = {\rm f}(V_{\rm DS}); T_{\rm C} = 25~{\rm ^{\circ}C}; D = 0$$


parameter:  $t_p$ 

### 4 Max. transient thermal impedance

$$Z_{thJC} = f(t_p)$$

parameter:  $D=t_p/T$ 








### 5 Typ. output characteristics

 $I_D = f(V_{DS}); T_j = 25 °C$ 


parameter:  $V_{\rm GS}$ 



### 6 Typ. drain-source on-state resistance

 $R_{DS(on)} = (I_D); T_j = 25 \, ^{\circ}C$ 


parameter: V<sub>GS</sub>



### 7 Typ. transfer characteristics

 $I_D = f(V_{GS}); V_{DS} = 6V$ 


parameter: T<sub>i</sub>



### 8 Typ. drain-source on-state resistance

$$R_{DS(on)} = f(T_j); I_D = 50 \text{ A}; V_{GS} = 10 \text{ V}$$

$$I_{\rm D}$$
 = 25 A;  $V_{\rm GS}$  = 6 V






### 9 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$ 

parameter:  $I_D$ 

### 10 Typ. capacitances

 $C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$ 





### 11 Typical forward diode characteristicis


 $IF = f(V_{SD})$ 


parameter: T<sub>i</sub>

### 12 Typ. avalanche characteristics

 $I_{AS} = f(t_{AV})$ 

parameter: T<sub>j(start)</sub>







### 13 Typical avalanche energy

 $E_{AS} = f(T_i)$ 


parameter:  $I_D$ 

# 500 450 400 350 300 $E_{AS}$ [mJ] 250 200 150 100 50 0 75 125 25 175

 $T_j$  [°C]

### 14 Drain-source breakdown voltage


 $V_{BR(DSS)} = f(T_j); I_D = 1 \text{ mA}$ 




# 15 Typ. gate charge

 $V_{GS} = f(Q_{gate}); I_D = 50 A pulsed$ 

parameter:  $V_{\rm DD}$ 



### 16 Gate charge waveforms





Published by Infineon Technologies AG 81726 Munich, Germany

© Infineon Technologies AG 2018 All Rights Reserved.

### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Rev. 1.0 page 8 2018-06-12



**Revision History** 

Version	Date	Changes		
Revision 1.0	2018-06-12	Final Data Sheet		