

## MOSFET - N-Channel, Shielded Gate, POWERTRENCH®

100 V, 20 A, 24 m $\Omega$ 

### **FDMC86102**

### **General Description**

This N-Channel MOSFET is produced using **onsemi**'s advanced POWERTRENCH process that incorporates Shielded Gate technology. This process has been optimized for the on-state resistance and yet maintain superior switching performance.

### **Features**

- Shielded Gate MOSFET Technology
- Max  $R_{DS(on)} = 24 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 7\text{A}$
- Max  $R_{DS(on)} = 38 \text{ m}\Omega$  at  $V_{GS} = 6 \text{ V}$ ,  $I_D = 5 \text{ A}$
- Low Profile 1 mm max in Power 33
- 100% UIL Tested
- This Device is Pb-Free, Halide Free and is RoHS Compliant

### **Applications**

• DC-DC Conversion

### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Ratings	Unit
$V_{DS}$	Drain to Source Voltage	100	V
$V_{GS}$	Gate to Source Voltage	±20	V
I <sub>D</sub>	Drain Current - Continuous T <sub>C</sub> = 25°C	20	Α
	– Continuous T <sub>A</sub> = 25°C (Note 1a)	7	
	- Pulsed (Note 4)	60	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)	72	mJ
P <sub>D</sub>	Power Dissipation T <sub>C</sub> = 25°C	41	W
	Power Dissipation T <sub>A</sub> = 25°C (Note 1a)	2.3	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	–55 to +150	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case	3	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	53	


1

V <sub>DS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
100 V	24 mΩ @ 10 V	20 A
	38 m $\Omega$ @ 6 V	



PQFN8 3.3 x 3.3, 0.65P CASE 483AK

### **PIN ASSIGNMENT**



**N-CHANNEL MOSFET** 

### MARKING DIAGRAM

ZXYYKK FDMC 86102

Z = Assembly Site Code
X = Year Code
YY = Weekly Code
KK = Lot Code
FDMC86102 = Specific Device Code

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDMC86102	PQFN8 (Pb-Free, Halide Free)	3000 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25°C	-	69	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V	-	_	1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V	-	<b>—</b>	±100	nA
ON CHARA	ACTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2.0	3.1	4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{J}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C	-	-9	_	mV/°C
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 7 A	-	19.4	24	mΩ
		V <sub>GS</sub> = 6 V, I <sub>D</sub> = 5 A	-	26.8	38	1
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 7 A, T <sub>J</sub> = 125°C	-	32.8	41	1
9FS	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 7 A	-	19	-	S
DYNAMIC	CHARACTERISTICS					•
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	725	965	pF
C <sub>oss</sub>	Output Capacitance		-	175	235	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1	-	15	25	pF
R <sub>g</sub>	Gate Resistance		-	0.5	-	Ω
SWITCHIN	G CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 7 A,	-	8	17	ns
t <sub>r</sub>	Rise Time	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$	-	4	10	1
t <sub>d(off)</sub>	Turn-Off Delay Time		-	14	25	1
t <sub>f</sub>	Fall Time	1	-	4	10	
Q <sub>g(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V, V <sub>DD</sub> = 50 V, I <sub>D</sub> = 7 A	-	13	18	nC
Q <sub>g(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 0 V to 5 V, V <sub>DD</sub> = 50 V, I <sub>D</sub> = 7 A	-	8	11	1
Q <sub>gs</sub>	Total Gate Charge	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 7 A	-	3.7	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	1	_	3.6	-	1
DRAIN-SO	URCE DIODE CHARACTERISTICS	•	-	-	-	-
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 7 A (Note 2)	-	0.81	1.3	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2 A (Note 2)	_	0.75	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 7 A, di/dt = 100 A/μs	-	44	70	ns
		<del>-</del>	-		65	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5  $\times$  1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 53°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b) 125°C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%. 3. Starting  $T_J$  = 25°C; N-ch: L = 1 mH, I<sub>AS</sub> = 12 A, V<sub>DD</sub> = 90 V, V<sub>GS</sub> = 10 V. 4. Pulse Id refers to Figure.11 Forward Bias Safe Operation Area.

### TYPICAL CHARACTERISTICS

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 1. On-Region Characteristics




Figure 2. Normalized On–Resistance vs.

Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs.

Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

### TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

### TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 13. Transient Thermal Response Curve


POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.






# **PQFN8 3.3X3.3, 0.65P**CASE 483AK ISSUE B


DATE 12 OCT 2021




### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 6. IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.







# LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

X. 0			
0			
5			
7			
0			
7			
2			
0			
0			
0			
9			
0.65 BSC			
0.325 BSC			
0.98 BSC			
0.91 REF			
0			

DOCUMENT NUMBER:	98AON13660G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PQFN8 3.3X3.3, 0.65P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales