

IRFP4321PbF

Applications


- Motion Control Applications
- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- Hard Switched and High Frequency Circuits


Benefits

- Low R_{DSON} Reduces Losses
- Low Gate Charge Improves the Switching Performance
- Improved Diode Recovery Improves Switching & EMI Performance
- 30V Gate Voltage Rating Improves Robustness
- Fully Characterized Avalanche SOA

HEXFET® Power MOSFET

V _{DSS}		150V
R _{DS(on)}	typ.	12m Ω
	max.	15.5m $Ω$
I _D		78A





G	D	S	
Gate	Drain	Source	

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	78 ①	А
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	55	
I _{DM}	Pulsed Drain Current ②	330	
P _D @T _C = 25°C	Maximum Power Dissipation	310	W
	Linear Derating Factor	2.0	W/°C
V_{GS}	Gate-to-Source Voltage	±30	V
E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ③	210	mJ
T_J	Operating Junction and	-55 to + 175	°C
T _{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ®		0.49	
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.24		°C/W
$R_{\theta JA}$	Junction-to-Ambient ®		40	

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	150			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		150		mV/°C	Reference to 25°C, I _D = 1mA ^②
R _{DS(on)}	Static Drain-to-Source On-Resistance		12	15.5	mΩ	$V_{GS} = 10V, I_D = 33A \oplus$
$V_{GS(th)}$	Gate Threshold Voltage	3.0		5.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
I _{DSS}	Drain-to-Source Leakage Current		_	20	μΑ	$V_{DS} = 150V, V_{GS} = 0V$
				1.0	mA	$V_{DS} = 150V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20V$
R _{G(int)}	Internal Gate Resistance		0.8		Ω	

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	130			S	$V_{DS} = 25V, I_{D} = 50A$
Q_g	Total Gate Charge		71	110	nC	$I_D = 50A$
Q_{gs}	Gate-to-Source Charge		24			$V_{DS} = 75V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		21			V _{GS} = 10V ④
t _{d(on)}	Turn-On Delay Time		18		ns	$V_{DD} = 75V$
t _r	Rise Time		60			$I_D = 50A$
t _{d(off)}	Turn-Off Delay Time		25			$R_G = 2.5\Omega$
t _f	Fall Time		35			V _{GS} = 10V ④
C _{iss}	Input Capacitance		4460		pF	$V_{GS} = 0V$
C _{oss}	Output Capacitance		390			$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		82			f = 1.0MHz

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current			78 ①	Α	MOSFET symbol
	(Body Diode)					showing the
I _{SM}	Pulsed Source Current			330	Α	integral reverse
	(Body Diode) ②					p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$, $I_S = 50A$, $V_{GS} = 0V$ ④
t _{rr}	Reverse Recovery Time		89	130	ns	I _D = 50A
Q_{rr}	Reverse Recovery Charge		300	450	nC	$V_{R} = 128V,$
I _{RRM}	Reverse Recovery Current		6.5		Α	di/dt = 100A/µs ④
t _{on}	Forward Turn-On Time	Intrins	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by T_{Jmax} , starting T_J = 25°C, L = 0.17mH R_G = 25 Ω , I_{AS} = 50A, V_{GS} =10V. Part not recommended for use above this value.
- 4 Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.

2 www.irf.com




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical C_{OSS} Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy Vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. $P_{D (ave)}$ = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
- t_{av} = Average time in avalanche.
- D = Duty cycle in avalanche = tav ·f
- $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot \text{BV} \cdot \text{I}_{av}) = \Delta \text{T/} \; Z_{thJC} \\ I_{av} &= 2\Delta \text{T/} \; [1.3 \cdot \text{BV} \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$

IRFP4321PbF International




Fig 16. Threshold Voltage Vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di_f/dt




Fig. 19 - Typical Stored Charge vs. di_f/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23a. Switching Time Test Circuit




Fig 23b. Switching Time Waveforms




Fig 24a. Gate Charge Test Circuit






Fig 24b. Gate Charge Waveform


IRFP4321PbF

International IOR Rectifier

TO-247AC Package Outline Dimensions are shown in millimeters (inches)









NOTES: 1.

DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994

DIMENSIONS ARE SHOWN IN INCHES.

3. 4. CONTOUR OF SLOT OPTIONAL.

DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.

LEAD FINISH UNCONTROLLED IN L1.

OP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5 * TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154 INCH.

OUTLINE CONFORMS TO JEDEC OUTLINE TO-247AC

	DIMENSIONS					
SYMBOL	INC	HES	MILLIM	ETERS		
	MIN.	MAX.	MIN.	MAX.	NOTES	
A	.183	.209	4.65	5.31		
A1	.087	.102	2.21	2.59		
A2	.059	.098	1.50	2.49		
b	.039	.055	0.99	1.40		
ь1	.039	.053	0.99	1.35		
b2	.065	.094	1.65	2.39		
b3	.065	.092	1.65	2.34		
b4	.102	.135	2.59	3.43		
b5	.102	.133	2.59	3.38		
С	.015	.035	0.38	0.89		
c1	.015	.033	0.38	0.84		
D	.776	.815	19.71	20.70	4	
D1	.515	-	13.08	-	5	
D2	.020	.053	0.51	1.35		
E	.602	.625	15.29	15.87	4	
E1	.530	-	13.46	-		
E2	.178	.216	4.52	5.49		
e		BSC	5.46	BSC		
øk	.0	10	0.	25		
L	.559	.634	14.20	16.10		
L1	.146	.169	3.71	4.29]	
øΡ	.140	.144	3.56	3.66		
øP1	-	.291	-	7.39		
Q	.209	.224	5.31	5.69]	
S	.217 BSC		5.51	BSC		
			1			

LEAD ASSIGNMENTS

HEXFET 1.- GATE

2.- DRAIN 3.- SOURCE 4.- DRAIN

IGBTs, CoPACK

1.- GATE 2.- COLLECTOR 3.- EMITTER

4.- COLLECTOR


DIODES 1 - ANODE /OPEN

3. - ANODE

TO-247AC package is not recommended for Surface Mount Application.

TO-247AC Part Marking Information





Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.