


Datasheet

# Automotive-grade N-channel 650 V, 42 m $\Omega$ typ., 60 A MDmesh DM2 Power MOSFET in a TO-247 long leads package



TO-247 long leads



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STWA65N65DM2AG	650 V	50 mΩ	60 A

- AEC-Q101 qualified
- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

## **Applications**

Switching applications



This high-voltage N-channel Power MOSFET is part of the MDmesh DM2 fast-recovery diode series. It offers very low recovery charge ( $Q_{rr}$ ) and time ( $t_{rr}$ ) combined with low  $R_{DS(on)}$ , rendering it suitable for the most demanding high-efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.



#### Product status link

STWA65N65DM2AG

Product summary			
Order code STWA65N65DM2AG			
Marking	65N65DM2		
Package TO-247 long leads			
Packing	Tube		



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	±25	V
	Drain current (continuous) at T <sub>C</sub> = 25 °C	60	
Ι <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	38	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	240	Α
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	446	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	100	V/ns
dv/dt <sup>(2)</sup>	Peak diode recovery current slope	1000	A/µs
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	100	V/ns
T <sub>stg</sub>	Storage temperature range	EE to 150	°C
TJ	Operating junction temperature range	-55 to 150	°C

<sup>1.</sup> Pulse width limited by safe operating area.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJC</sub>	Thermal resistance, junction-to-case	0.28	°C/W
R <sub>thJA</sub>	Thermal resistance, junction-to-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>J</sub> max.)	8	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	1100	mJ

DS12757 - Rev 4 page 2/12

<sup>2.</sup>  $I_{SD} \le 60$  A,  $V_{DS}$  (peak) <  $V_{(BR)DSS}$ , di/dt = 800 A/ $\mu$ s,  $V_{DD} = 520$  V.

<sup>3.</sup>  $V_{DD} = 520 V$ .



## 2 Electrical characteristics

 $T_{C}$  = 25 °C unless otherwise specified.

Table 4. On/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	650			V
1	Zana mata waltana dunin awant	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V			10	μА
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS}$ = 0 V, $V_{DS}$ = 650 V, $T_{C}$ = 125 °C <sup>(1)</sup>			100	
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V			±5	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 30 A		42	50	mΩ

<sup>1.</sup> Specified by design, not tested in production.

Table 5. Dynamic characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	5500	-	pF
C <sub>oss</sub>	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ kHz}, V_{GS} = 0 \text{ V}$	-	210	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	3	-	pF
Coss eq. (1)	Equivalent output capacitance	$V_{DS} = 0$ to 520 V, $V_{GS} = 0$ V $f = 250$ kHz, $I_D = 0$ A	-	456	-	pF
Rg	Intrinsic gate resistance		-	3.3	-	Ω
Qg	Total gate charge	$V_{DD}$ = 520 V, $I_{D}$ = 60 A, $V_{GS}$ = 0 to 10 V (see Figure 14. Test circuit for gate	-	120	-	nC
Q <sub>gs</sub>	Gate-source charge		-	27	-	nC
Q <sub>gd</sub>	Gate-drain charge	charge behavior)	-	58	-	nC

C<sub>oss eq</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to stated value.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 325 V, I <sub>D</sub> = 30 A,	-	33	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	13.5	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times and	-	114	-	ns
t <sub>f</sub>	Fall time	Figure 18. Switching time waveform)	-	11.5	-	ns

DS12757 - Rev 4 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		60	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		240	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 60 A	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 60 A, di/dt = 100 A/μs,	-	154		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 15. Test circuit for	-	0.94		μC
I <sub>RRM</sub>	Reverse recovery current	<ul> <li>inductive load switching and diode recovery times)</li> </ul>	-	12.2		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 60 A, di/dt = 100 A/μs,	-	288		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>J</sub> = 150 °C	-	3.65		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	25.4		Α

<sup>1.</sup> Pulse width is limited by safe operating area.

DS12757 - Rev 4 page 4/12

<sup>2.</sup> Pulsed: pulse duration =  $300 \mu s$ , duty cycle 1.5%.



### 2.1 Electrical characteristics (curves)




Figure 2. Normalized transient thermal impedance

AM09125v1

O.2

O.2

O.2

O.2

O.3

Eth=k \* RthJC

Single pulse

10<sup>2</sup>

10<sup>4</sup>


10<sup>3</sup>

10<sup>2</sup>

10<sup>1</sup>

tp(S)

Figure 3. Typical output characteristics



I<sub>D</sub> GIPG270715FQF9WTCH
(A)
160 V<sub>DS</sub> = 15 V
120 80

8

Figure 4. Typical transfer characteristics

Figure 5. Typical gate charge characteristics





Figure 6. Typical drain-source on-resistance



DS12757 - Rev 4 page 5/12



Figure 7. Typical capacitance characteristics




Figure 8. Normalized gate threshold vs temperature




Figure 9. Normalized on-resistance vs temperature




Figure 10. Normalized breakdown voltage vs temperature




Figure 11. Typical output capacitance stored energy





Figure 12. Typical reverse diode forward characteristics



DS12757 - Rev 4 page 6/12



## 3 Test circuits

Figure 13. Test circuit for resistive load switching times

R<sub>L</sub>

2200

y<sub>D</sub>

V<sub>DD</sub>

V<sub>DD</sub>

AM01468v1

Figure 15. Test circuit for inductive load switching and diode recovery times





Figure 16. Unclamped inductive load test circuit



AM01471v1

Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS12757 - Rev 4 page 7/12




## 4 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

### 4.1 TO-247 long leads package information

Figure 19. TO-247 long leads package outline



BACK VIEW

8463846\_6

DS12757 - Rev 4 page 8/12



Table 8. TO-247 long leads package mechanical data

Dim.	mm				
Dilli.	Min.	Тур.	Max.		
Α	4.90	5.00	5.10		
A1	2.31	2.41	2.51		
A2	1.90	2.00	2.10		
b	1.16		1.26		
b2			3.25		
b3			2.25		
С	0.59		0.66		
D	20.90	21.00	21.10		
E	15.70	15.80	15.90		
E2	4.90	5.00	5.10		
E3	2.40	2.50	2.60		
е	5.34	5.44	5.54		
L	19.80	19.92	20.10		
L1			4.30		
M	0.35		0.95		
Р	3.50	3.60	3.70		
Q	5.60		6.00		
S	6.05	6.15	6.25		
aaa		0.04	0.10		

DS12757 - Rev 4 page 9/12



## **Revision history**

Table 9. Document revision history

Date	Revision	Changes
04-Sep-2018	1	Initial release.
03-Oct-2018	2	Modified Table 1. Absolute maximum ratings, Table 3. Avalanche characteristics and Table 7. Source-drain diode.  Updated Figure 1. Safe operating area.  Minor text changes.
25-May-2020	3	Updated Table 1. Absolute maximum ratings.
11-Mar-2025	4	Updated Section 4.1: TO-247 long leads package information.  Minor text changes.

DS12757 - Rev 4 page 10/12





## **Contents**

1	Elec	ctrical ratings	2
2	Elec	ctrical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	kage information	8
	4.1	TO-247 long leads package information	8
Re	vision	history	.10

DS12757 - Rev 4 page 11/12



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS12757 - Rev 4 page 12/12