

MOSFET


OptiMOS[™] Power-Transistor, 60 V


Features

- Optimized for high performance SMPS, e.g. sync. rec.
- 100% avalanche testedSuperior thermal resistance
- N-channel
- Qualified according to JEDEC¹⁾ for target applications
 Pb-free lead plating; RoHS compliant
 Halogen-free according to IEC61249-2-21



rabio i regirermaneo i arametere							
Parameter	Value	Unit					
V _{DS}	60	V					
R _{DS(on),max}	6.0	mΩ					
I _D	45	A					
Qoss	32	nC					
Q _G (0V10V)	27	nC					











Type / Ordering Code	Package	Marking	Related Links
IPA060N06N	PG-TO220-FP	060N06N	-

OptiMOSTM Power-Transistor, 60 V



Table of Contents

Description
Maximum ratings
Thermal characteristics
Electrical characteristics
Electrical characteristics diagrams
Package Outlines
Revision History
Trademarks
Disclaimer

OptiMOS[™] Power-Transistor, 60 V IPA060N06N



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Danamatan	Cymahal	Values				Note / Tool Ooutliffer	
Parameter	Symbol	Min.	Min. Typ. Max.		Unit	Note / Test Condition	
Continuous drain current	ID	-	-	45 38	А	V _{GS} =10 V, T _C =25 °C V _{GS} =10 V, T _C =100 °C	
Pulsed drain current ¹⁾	I _{D,pulse}	-	-	180	Α	<i>T</i> _C =25 °C	
Avalanche energy, single pulse ²⁾	E AS	-	-	60	mJ	I_D =45 A, R_{GS} =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	33	W	T _C =25 °C	
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56	

2 Thermal characteristics

Table 3 Thermal characteristics

Development	Cumbal	Values				Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Thermal resistance, junction - case	R _{thJC}	-	3.4	4.6	K/W	-	
Thermal resistance, junction - ambient, Leaded	R _{thJA}	-	-	80	K/W	-	

3 **Electrical characteristics**

Table 4 **Static characteristics**

Parameter	Cumbal	Values			11	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	$V_{(BR)DSS}$	60	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	2.1	2.8	3.3	V	$V_{\rm DS}=V_{\rm GS},\ I_{\rm D}=36\ \mu{\rm A}$	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μA	V _{DS} =60 V, V _{GS} =0 V, T _j =25 °C V _{DS} =60 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	5.2 6.7	6.0 7.5	mΩ	V _{GS} =10 V, I _D =45 A V _{GS} =6 V, I _D =12 A	
Gate resistance ³⁾	R _G	-	1.6	2.4	Ω	-	
Transconductance	g fs	36	73	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 45 A$	

See Diagram 3 for more detailed information
 See Diagram 13 for more detailed information
 Defined by design. Not subject to production test

OptiMOS[™] Power-Transistor, 60 V



Table 5 Dynamic characteristics¹⁾

Davamete:	Cross al	Values			11:4	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance	C _{iss}	-	2000	2500	pF	V _{GS} =0 V, V _{DS} =30 V, <i>f</i> =1 MHz	
Output capacitance	Coss	-	490	613	pF	V _{GS} =0 V, V _{DS} =30 V, f=1 MHz	
Reverse transfer capacitance	C _{rss}	-	22	44	pF	V _{GS} =0 V, V _{DS} =30 V, f=1 MHz	
Turn-on delay time	$t_{\sf d(on)}$	-	12	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =45 A, $R_{\rm G,ext}$,ext=3 Ω	
Rise time	t _r	-	12	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =45 A, $R_{\rm G,ext}, {\rm ext}$ =3 Ω	
Turn-off delay time	$t_{\sf d(off)}$	-	20	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =45 A, $R_{\rm G,ext}$,ext=3 Ω	
Fall time	t _f	-	7	-	ns	V_{DD} =30 V, V_{GS} =10 V, I_{D} =45 A, $R_{G,ext}$,ext=3 Ω	

Table 6 Gate charge characteristics²⁾

Parameter	0	Values				
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q _{gs}	-	9	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =45 A, $V_{\rm GS}$ =0 to 10 V
Gate charge at threshold	$Q_{g(th)}$	-	5	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =45 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge ¹⁾	Q _{gd}	-	5	7	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =45 A, $V_{\rm GS}$ =0 to 10 V
Switching charge	Q _{sw}	-	9	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =45 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total ¹⁾	Qg	-	27	32	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =45 A, $V_{\rm GS}$ =0 to 10 V
Gate plateau voltage	V _{plateau}	-	4.8	-	V	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =45 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total, sync. FET	Q _{g(sync)}	-	24	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 10 V
Output charge ¹⁾	Q _{oss}	-	32	40	nC	V _{DD} =30 V, V _{GS} =0 V


Table 7 Reverse diode


Parameter	Symbol	Values			Unit	Note / Test Condition	
raiailletei	Symbol	Min.	Тур.	Max.	Offic	Note / Test Condition	
Diode continuous forward current	Is	-	-	27	Α	T _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	180	Α	T _C =25 °C	
Diode forward voltage	V _{SD}	-	0.91	1.2	V	V _{GS} =0 V, I _F =27 A, T _j =25 °C	
Reverse recovery time ¹⁾	t _{rr}	-	32	51	ns	V _R =30 V, I _F =27 A, d <i>i</i> _F /d <i>t</i> =100 A/μs	
Reverse recovery charge	Qrr	-	28	-	nC	V _R =30 V, I _F =27 A, d <i>i</i> _F /d <i>t</i> =100 A/μs	

 $^{^{1)}}$ Defined by design. Not subject to production test $^{2)}$ See "Gate charge waveforms" for parameter definition





4 Electrical characteristics diagrams






























5 Package Outlines



DIM	MILLIM	ETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	4.55	4.85	0.179	0.191		
A1	2.55	2.85	0.100	0.112		
A2	2.42	2.72	0.095	0.107		
Ь	0.65	0.85	0.026	0.033		
ь1	0.95	1.33	0.037	0.052		
b2	0.95	1.51	0.037	0.059		
b3	0.65	1.33	0.026	0.052		
b4	0.65	1.51	0.026	0.059		
С	0.40	0.63	0.016	0.025		
D	15.85	16.15	0.624	0.636		
D1	9.53	9.83	0.375	0.387		
E	10.35	10.65	0.407	0.419		
е	2.5	54	0.100			
e1	5.0	08	0.2	200		
N		3	:	3		
Н	29.45	29.75	1.159	1.171		
L	13.45	13.75	0.530	0.541		
L1	3.15	3.45	0.124	0.136		
øΡ	2.95	3.20	0.116	0.126		
Q	3.15	3.50	0.124	0.138		

DOCUMENT NO.
Z8B00003319

SCALE

0
2.5
0
2.5
5mm

EUROPEAN PROJECTION

ISSUE DATE
08-03-2007

REVISION
03

Figure 1 Outline PG-TO220-FP, dimensions in mm/inches

OptiMOS[™] Power-Transistor, 60 V



Revision History

IPA060N06N

Revision: 2016-08-10, Rev. 2.2

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.1	2014-06-19	Rev.2.1
2.2	2016-08-10	Add Rthja parameter

Trademarks of Infineon Technologies AG

 $AURIX^{\intercal}, C166^{\intercal}, CanPAK^{\intercal}, CIPOS^{\intercal}, CoolGaN^{\intercal}, CoolMOS^{\intercal}, CoolSet^{\intercal}, CoolSet^{\intercal}, CoolSet^{\intercal}, Corecontrol^{\intercal}, Crossave^{\intercal}, Dave^{\intercal}, Di-Pol^{\intercal}, DrBlade^{\intercal}, EasyPIM^{\intercal}, EconoBRIDGE^{\intercal}, EconoDual^{\intercal}, EconoPiM^{\intercal}, EiceDRIVER^{\intercal}, eupec^{\intercal}, FCOS^{\intercal}, HITFET^{\intercal}, HybridPack^{\intercal}, Infineon^{\intercal}, ISOFACE^{\intercal}, IsoPack^{\intercal}, i-Wafer^{\intercal}, MIPAQ^{\intercal}, ModSTack^{\intercal}, my-d^{\intercal}, NovalithIC^{\intercal}, OmniTune^{\intercal}, OPTIGA^{\intercal}, OptiMOS^{\intercal}, ORIGA^{\intercal}, POWERCODE^{\intercal}, PRIMARION^{\intercal}, PrimePack^{\intercal}, PrimeStack^{\intercal}, PROFET^{\intercal}, PRO-SIL^{\intercal}, RASIC^{\intercal}, REAL3^{\intercal}, ReverSave^{\intercal}, SatRIC^{\intercal}, SIEGET^{\intercal}, SIPMOS^{\intercal}, SmartLEWIS^{\intercal}, SOLID FLASH^{\intercal}, SPOC^{\intercal}, TEMPFET^{\intercal}, thinQ!^{\intercal}, TRENCHSTOP^{\intercal}, TriCore^{\intercal}.$

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2016 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.