



N-Channel Power MOSFET

FEATURES

- Excellent FOM
- Ultra low rdson
- 100% UIS & Rg tested
- RoHS compliant
- Halogen-free


KEY PERFORMANCE PARAMETERS			
PARAMETER VALUE UN			
V _{DS}	100	V	
R _{DS(on)} (max)	9.8	mΩ	
Q _{g,typ}	26	nC	

APPLICATIONS

- Solenoid and motor drivers
- DC-DC converters
- Load Switch
- SMPS







Note: MSL 3 (Moisture Sensitivity Level) per J-STD-020

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise noted)					
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V_{DS}	100	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain Current	$T_C = 25^{\circ}C$	lσ	49	_	
	T _C = 100°C		31	A	
Pulsed Drain Current (Note 1)		I _{DM}	196	Α	
Total Power Dissipation	$T_C = 25^{\circ}C$	P_D	46	W	
	$T_C = 100$ °C		19		
Single Pulse Avalanche Energy (Note 2)		Eas	145	mJ	
Single Pulse Avalanche Current (Note 2)		I _{AS}	9.8	Α	
Operating Junction and Storage Temperature Range		T _J , T _{STG}	- 55 to +150	°C	

THERMAL PERFORMANCE			
PARAMETER	SYMBOL	LIMIT	UNIT
Junction to Case Thermal Resistance	Rejc	2.7	°C/W
Junction to Ambient Thermal Resistance (Note 3)	Reja	45	°C/W

1

Notes:

- 1. Pulse Width ≤ 100µs.
- 2. L = 3mH, R_G = 25 Ω , Starting T_J = 25 $^{\circ}$ C.
- 3. Device on a PCB FR4 with 1 in² (single layer, 2 oz thickness) copper area for drain connection.



PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static (Note 4)						
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	BV _{DSS}	100			V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	V _{GS(TH)}	2	3	3.8	V
Gate Body Leakage	$V_{GS} = \pm 20V, V_{DS} = 0V$	I _{GSS}			±100	nA
Zero Gate Voltage Drain Current	V _{DS} = 80V, V _{GS} = 0V	I _{DSS}			1	μA
Drain-Source On-State Resistance	V _{GS} = 10V, I _D = 20A	R _{DS(on)}		7.5	9.8	mΩ
Dynamic (Note 5)						
Total Gate Charge		Qg		26		
Gate-Source Charge	$V_{DS} = 50V, I_D = 20A,$	Q _{gs}		6.9		nC
Gate-Drain Charge	V _{GS} = 10V	Q _{gd}		8		
Input Capacitance		Ciss		1535		
Output Capacitance	$V_{DS} = 50V, V_{GS} = 0V,$ f = 1.0MHz	Coss		606		pF
Reverse Transfer Capacitance	T = 1.000112	Crss	-	43		
Gate Resistance	f = 1.0MHz	R_g		1.5		Ω
Switching (Note 6)						
Turn-On Delay Time		t _{d(on)}	-	11		
Turn-On Rise Time	$V_{DD} = 50V$, $R_G = 3\Omega$,	tr	I	46		
Turn-Off Delay Time	$I_D = 20A$, $V_{GS} = 10V$	$t_{d(off)}$		23		ns
Turn-Off Fall Time		t _f	-	34		
Source-Drain Diode						
Forward Voltage (Note 4)	I _S = 20A, V _{GS} = 0V	V _{SD}			1.2	V
Reverse Recovery Time	Is = 20A	t _{rr}		45		ns
Reverse Recovery Charge	dI _F /dt = 100A/μs	Qrr		61		nC

Notes:

- 4. Pulse test: Pulse Width \leq 300 μ s, duty cycle \leq 2%.
- 5. Defined by design. Not subject to production test.
- 6. Switching time is essentially independent of operating temperature.

ORDERING INFORMATION

ORDERING CODE	PACKAGE	PACKING
TSM098NM10CP ROG	TO-252_A	2,500pcs / 13" Reel

25

30


20





CHARACTERISTICS CURVES

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$



25 50 75 100 125 150 175

-75 -50 -25

0

T_J, Junction Temperature (°C)

Version: A2505

8

 V_{GS} , Gate to Source Voltage (V)

4


3




CHARACTERISTICS CURVES

(T_A = 25°C unless otherwise noted)


Capacitance vs. Drain-Source Voltage



BV_{DSS} vs. Junction Temperature



Maximum Safe Operating Area, Junction-to-Case




lp, Drain Current (A)

Normalized Effective Transient


Thermal Impedance, Zeuc

Source-Drain Diode Forward Current vs. Voltage



Normalized Thermal Transient Impedance, Junction-to-Case

Reverse Drain Current (A)



t, Square Wave Pulse Duration (sec)


4




Taiwan Semiconductor

CHARACTERISTICS CURVES

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$






I_D-Drain Current (A)

5

Normalized gate threshold voltage vs Temperature







Taiwan Semiconductor


PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)

TO-252_A





DETAIL A, ROTATED -90° (SCALE 2:1)



6

MARKING DIAGRAM

098NM10 = Device marking Υ = Year Code

WW = Week Code (01~52) = Lot Code $(1\sim9,A\sim Z)$ L F = Factory Code

NOTES: UNLESS OTHERWISE SPECIFIED

LAYOUT

6.25

6.70

2.80

- 1.50

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. PACKAGE OUTLINE REFERENCE: JEDEC TO-252, VARIATION AA, ISSUE F.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSION, OR GATE BURRS.
 - 5. DWG NO. REF: HQ2SD07-TO252_A-144 REV A.



Taiwan Semiconductor

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Purchasers are solely responsible for the choice, selection, and use of TSC products and TSC assumes no liability for application assistance or the design of Purchasers' products.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.