


# N-channel 100 V, 0.027 $\Omega$ typ., 8 A, STripFET VII DeepGATE Power MOSFET in a PowerFLAT 5x6 package



PowerFLAT 5x6



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	Ртот
STL30N10F7	100 V	0.035 Ω	8 A	4.8 W

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- $\bullet \quad \text{Low $C_{\text{rss}}$/$C_{\text{iss}}$ ratio for EMI immunity}\\$
- · High avalanche ruggedness

### **Applications**

· Switching applications

### **Description**

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



# Product status link STL30N10F7

Product summary		
Order code STL30N10F7		
Marking	30N10F7	
Package	PowerFLAT 5x6	
Packing	Tape and reel	



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	100	V
V <sub>GS</sub>	Gate-source voltage	±20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	30	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	18.2	Α
I <sub>DM</sub> <sup>(1)(2)</sup>	Drain current (pulsed)	120	Α
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	8	Α
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	5.2	Α
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed)	32	Α
P <sub>TOT</sub> <sup>(1)</sup>	Total power dissipation at T <sub>C</sub> = 25 °C	75	W
P <sub>TOT</sub> <sup>(3)</sup>	Total power dissipation at T <sub>pcb</sub> = 25 °C	4.8	W
T <sub>stg</sub>	Storage temperature range	55 to 175	°C
T <sub>j</sub>	Operating junction temperature range	-55 to 175	°C

- 1. This value is rated according to  $R_{thj-c}$ .
- 2. Pulse width is limited by safe operating area.
- 3. This value is rated according to  $R_{thj-pcb}$ .

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-pcb</sub> (1)	Thermal resistance junction-pcb	31.3	°C/W
R <sub>thj-case</sub>	Thermal resistance junction-case	2	°C/W

1. When mounted on an FR-4 board of 1 inch², 2oz Cu, t < 10 s.

DS9999 - Rev 2 page 2/18



# 2 Electrical characteristics

(T<sub>C</sub> = 25  $^{\circ}$ C unless otherwise specified)

Table 3. On-/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0 V	100			V
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 100 V			10	μA
$I_{DSS}$	Zero gate voltage drain current	V <sub>GS</sub> = 0,			100	
		V <sub>DS</sub> = 100 V, T <sub>C</sub> = 125 °C				
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V}$			100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.5		4.5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS}$ = 10 V, $I_{D}$ = 4 A		0.027	0.035	Ω

**Table 4. Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> = 50 V, f = 1 MHz,	-	920	-	
C <sub>oss</sub>	Output capacitance	$V_{DS} = 30 \text{ V}, 1 = 1 \text{ Wil 12},$ $V_{GS} = 0 \text{ V}$	-	215	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	VGS 0 V	-	19	-	
Qg	Total gate charge	$V_{DD} = 50 \text{ V}, I_D = 8 \text{ A},$	-	14	-	
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	7	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 13. Test circuit for gate charge behavior)	-	3	-	

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_D = 4 \text{ A},$	-	9.8	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	14	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 12. Test circuit for resistive load switching times and	-	14.8	-	ns
t <sub>f</sub>	Fall time	resistive load switching times and Figure 17. Switching time waveform)	-	4.6	-	ns

DS9999 - Rev 2 page 3/18



Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		8	Α
V <sub>SD</sub> (1)	Forward on voltage	I <sub>SD</sub> = 8 A, V <sub>GS</sub> = 0 V	-		1.1	V
I <sub>SDM</sub> (2)	Source-drain current (pulsed)		-		32	Α
t <sub>rr</sub>	Reverse recovery time	$I_D = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	38		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 80 V, T <sub>J</sub> = 150 °C	-	29		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	1.7		Α


<sup>1.</sup> Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

DS9999 - Rev 2 page 4/18

<sup>2.</sup> Pulse width limited by safe operating area.



## 2.1 Electrical characteristics (curves)









Figure 3. Output characteristics GIPD3009131240LM ID(A) Vgs=10V 80 70 8V 60 50 7V 40 30 6V 20 10 5V 9 V<sub>DS</sub>(V)







DS9999 - Rev 2 page 5/18



Figure 8. Normalized gate threshold voltage vs temperature


VGS(th) (norm)
1.1
1.0
0.9
0.8
0.7
0.6
0.5
0.4
-55 -30 -5 20 45 70 95 120 145 Tr(°C)


Figure 9. Normalized on-resistance vs temperature

RDS(on) (norm) 2.0 GIPD011013945LM

VGS=10 V

1.5 1.0 0.5 -30 -5 20 45 70 95 120 145 TJ(°C)





DS9999 - Rev 2 page 6/18



## 3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior

 $V_{\text{OS}} = \frac{12 \text{ V}}{100 \text{ nF}} = \frac{47 \text{ k}\Omega}{100 \text{ nF}} = \frac{11 \text{$ 

Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS9999 - Rev 2 page 7/18



# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK is an ST trademark.


DS9999 - Rev 2 page 8/18



# 4.1 PowerFLAT 5x6 type R SUBCON package information

Figure 18. PowerFLAT 5x6 type R SUBCON package outline





DS9999 - Rev 2 page 9/18



Table 7. PowerFLAT 5x6 type R SUBCON package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
A	0.90	0.95	1.00
A1		0.02	
b	0.35	0.40	0.45
b1		0.30	
С	0.21	0.25	0.34
D			5.10
D1	4.80	4.90	5.00
D2	3.91	4.01	4.11
е	1.17	1.27	1.37
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.34	3.44	3.54
E4	0.15	0.25	0.35
E5	0.06	0.16	0.26
Н	0.51	0.61	0.71
K	1.10		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
L2			0.10
Р	1.00	1.10	1.20
θ	8°	10°	12°


DS9999 - Rev 2 page 10/18



# 4.2 PowerFLAT 5x6 type R package information

Figure 19. PowerFLAT 5x6 type R package outline

BOTTOM VIEW



A0ER\_8231817\_Rev15

DS9999 - Rev 2 page 11/18



Table 8. PowerFLAT 5x6 type R mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
A	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
К	1.275		1.575
L	0.60		0.80
L1	0.05	0.15	0.25
θ	0°		12°

DS9999 - Rev 2 page 12/18

8231817\_FOOTPRINT\_rev18



0.65 (x4)


Figure 20. PowerFLAT 5x6 recommended footprint (dimensions are in mm)

DS9999 - Rev 2 page 13/18



## 4.3 PowerFLAT 5x6 packing information

Figure 21. PowerFLAT 5x6 tape (dimensions are in mm)




Ao	6.30 +/- 0.1
Во	5.30 +/- 0.1
Ko	1.20 +/- 0.1
F	5.50 +/- 0.1
P1	8.00 +/- 0.1
w	12 00 +/- 0.3

- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ±0.20.
- (III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs All dimensions are in millimeters

8234350\_Tape\_rev\_C

Figure 22. PowerFLAT 5x6 package orientation in carrier tape



DS9999 - Rev 2 page 14/18



PART NO.

R25.00

R25.00

R25.00

R25.00

R1.10

R21.10

R1.10

R21.20

R1.10

R25.00

All dimensions are in millimeters

Figure 23. PowerFLAT 5x6 reel

8234350\_Reel\_rev\_C

DS9999 - Rev 2 page 15/18



# **Revision history**

Table 9. Document revision history

Date	Revision	Changes
22-Oct-2013	1	First release
25-Nov-2019	2	Added Section 4.1 PowerFLAT 5x6 type R SUBCON package information.  Updated Section 4.2 PowerFLAT 5x6 type R package information.
20 1101 2010	_	Minor text changes.

DS9999 - Rev 2 page 16/18



# **Contents**

1	Elec	trical ratings	2
2	Electrical characteristics		3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Package information		8
	4.1	PowerFLAT 5x6 type R SUBCON package information	8
	4.2	PowerFLAT 5x6 type R package information	. 10
	4.3	PowerFLAT 5x6 packing information	. 14
Rev	evision history		



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS9999 - Rev 2 page 18/18