# International Rectifier

## **Applications**


- DC Motor Drive
- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

#### **Benefits**


- Optimized for Logic Level Drive
- Very Low R<sub>DS(ON)</sub> at 4.5V V<sub>GS</sub>
- Superior R\*Q at 4.5V V<sub>GS</sub>
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free

# IRLR3636PbF IRLU3636PbF

HEXFET® Power MOSFET



V <sub>DSS</sub>		60V
R <sub>DS(on)</sub>	typ.	5.4m $\Omega$
	max.	$6.8m\Omega$
I <sub>D (Silicon L</sub>	_imited)	99A①
I <sub>D (Package</sub>	Limited)	50A



G	D	S
Gate	Drain	Source

**Absolute Maximum Ratings** 

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	99 ①	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	<b>70</b> ①	Α
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Package Limited)	50	
I <sub>DM</sub>	Pulsed Drain Current ②	396	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	143	W
	Linear Derating Factor	0.95	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	±16	V
dv/dt	Peak Diode Recovery ④	22	V/ns
$T_J$	Operating Junction and	FF to 17F	
T <sub>STG</sub>	Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

#### **Avalanche Characteristics**

E <sub>AS (Thermally limited)</sub>	Single Pulse Avalanche Energy ③	170	mJ
I <sub>AR</sub>	Avalanche Current ②	Coo Fig 14 15 220 22h	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ②	See Fig.14, 15, 22a, 22b	mJ

#### **Thermal Resistance**

Symbol	Parameter	Тур.	Max.	Units
$R_{ heta JC}$	Junction-to-Case		1.05	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ®		50	°C/W
$R_{\theta JA}$	Junction-to-Ambient		110	

## Static @ $T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60			٧	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.07		V/°C	Reference to 25°C, I <sub>D</sub> = 5mA@
Ь	Static Drain-to-Source On-Resistance		5.4	6.8	m0	$V_{GS} = 10V, I_D = 50A$ (5)
R <sub>DS(on)</sub>	alic Drain-to-Source On-nesistance		6.6	8.3	mΩ	$V_{GS} = 4.5V, I_{D} = 50A $ ⑤
$V_{GS(th)}$	Gate Threshold Voltage	1.0		2.5	٧	$V_{DS} = V_{GS}$ , $I_D = 100\mu A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 60V, V_{GS} = 0V$
				250	ĮμΑ	$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	n^	V <sub>GS</sub> = 16V
	Gate-to-Source Reverse Leakage			-100	nA	V <sub>GS</sub> = -16V
$R_{G(int)}$	Internal Gate Resistance		0.6		Ω	

## Dynamic @ $T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	31			S	$V_{DS} = 25V, I_{D} = 50A$
$Q_g$	Total Gate Charge		33	49		$I_D = 50A$
$Q_{gs}$	Gate-to-Source Charge		11		nC	$V_{DS} = 30V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		15		l IIC	V <sub>GS</sub> = 4.5V ⑤
Q <sub>sync</sub>	Total Gate Charge Sync. (Q <sub>g</sub> - Q <sub>gd</sub> )		18			$I_D = 50A, V_{DS} = 0V, V_{GS} = 4.5V$
t <sub>d(on)</sub>	Turn-On Delay Time		45			$V_{DD} = 39V$
t <sub>r</sub>	Rise Time		216		,,	$I_D = 50A$
t <sub>d(off)</sub>	Turn-Off Delay Time		43		ns	$R_G = 7.5 \Omega$
t <sub>f</sub>	Fall Time		69			V <sub>GS</sub> = 4.5V ⑤
C <sub>iss</sub>	Input Capacitance		3779			$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		332			$V_{DS} = 50V$
C <sub>rss</sub>	Reverse Transfer Capacitance		163		рF	f = 1.0MHz
C <sub>oss</sub> eff. (ER)	Effective Output Capacitance (Energy Related)		437			V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to 48V ⑦,See Fig.11
C <sub>oss</sub> eff. (TR)	Effective Output Capacitance (Time Related) ®		636			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V $

#### **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions	
I <sub>S</sub>	Continuous Source Current			99 ①		MOSFET symbol	
	(Body Diode)			99 🛈	_ \	showing the	
I <sub>SM</sub>	Pulsed Source Current			396	^	integral reverse	
	(Body Diode) ②			390		p-n junction diode.	
V <sub>SD</sub>	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 50A, V_{GS} = 0V $	
t <sub>rr</sub>	Reverse Recovery Time		27			$T_J = 25^{\circ}C$ $V_R = 51V$ ,	
			32			$T_J = 125^{\circ}C$ $I_F = 50A$	
Q <sub>rr</sub>	Reverse Recovery Charge		31			$T_J = 25^{\circ}C$ di/dt = 100A/ $\mu$ s $^{\circ}$	
			43			$T_J = 125$ °C	
I <sub>RRM</sub>	Reverse Recovery Current		2.1		Α	$T_J = 25^{\circ}C$	
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)					

#### Notes

- ① Calcuted continuous current based on maximum allowable junction temperature Bond wire current limit is 50A. Note that current limitation arising from heating of the device leds may occur with some lead mounting arrangements.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- $\P$  I<sub>SD</sub>  $\leq$  50A, di/dt  $\leq$  1109 A/ $\mu$ s, V<sub>DD</sub>  $\leq$  V<sub>(BR)DSS</sub>, T<sub>J</sub>  $\leq$  175°C.

- $\ \ \, \ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \$   $\$   $\ \$   $\ \$   $\$   $\ \$   $\$   $\ \$   $\$   $\$   $\$   $\ \$   $\$
- $\odot$  C<sub>oss</sub> eff. (ER) is a fixed capacitance that gives the same energy as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniquea refer to application note # AN- 994 echniques refer to application note #AN-994.
- $\ \ \,$   $\ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \,$   $\ \ \,$   $\ \ \,$   $\ \,$   $\ \ \,$   $\ \ \,$   $\ \,$   $\ \,$   $\ \ \,$   $\ \,$

2 www.irf.com




Fig 1. Typical Output Characteristics





Fig 3. Typical Transfer Characteristics



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature






Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage



T<sub>C</sub>, Case Temperature (°C) **Fig 9.** Maximum Drain Current vs.

Case Temperature



V<sub>DS,</sub> Drain-to-Source Voltage (V) **Fig 11.** Typical C<sub>OSS</sub> Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

## Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
  - Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT<sub>imax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4.  $P_{D (ave)}$  = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).

t<sub>av =</sub> Average time in avalanche.

D = Duty cycle in avalanche =  $t_{av} \cdot f$ 

 $Z_{th,JC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ ( } 1.3 \cdot \text{BV} \cdot \text{I}_{av} \text{)} = \triangle \text{T/ Z}_{thJC} \\ I_{av} &= 2\triangle \text{T/ [} 1.3 \cdot \text{BV} \cdot \text{Z}_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$




Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di<sub>f</sub>/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms







Fig 24b. Gate Charge Waveform

## D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)







- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- 3- LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- 6- DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE, THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY,
- A- DIMENSION 61 & c1 APPLIED TO BASE METAL ONLY.
- A- DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA

SYM			N		
BO	MILLIMETERS		INC	HES	NOT
L	MIN,	MAX.	MIN.	MAX.	E S
Α	2.18	2.39	.086	.094	
A1	-	0,13	-	.005	
ь	0,64	0.89	.025	.035	
b1	0.65	0,79	.025	.031	7
b2	0,76	1,14	.030	.045	
b3	4.95	5,46	.195	.215	4
С	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	7
c2	0.46	0.89	.018	.035	
D	5.97	6.22	.235	.245	6
D1	5.21	-	.205	-	4
Ε	6.35	6.73	.250	.265	6
E1	4.32	-	.170	-	4
е	2.29	BSC	.090	BSC	
Н	9.40	10,41	.370	.410	
L	1,40	1.78	.055	.070	
L1	2.74	BSC	.108	REF.	
L2	0.51	BSC	.020	BSC	
L3	0.89	1.27	.035	.050	4
L4	-	1.02	-	.040	
L5	1.14	1.52	.045	.060	3
ø	0,	10*	0,	10°	
ø1	0.	15*	0.	15*	
ø2	25*	35*	25*	35°	

#### LEAD ASSIGNMENTS

#### HEXFET

- 2 DRAIN
- 3.- SOURCE
- 4.- DRAIN

#### IGBT & CoPAK


- 1 GATE
- 2.- COLLECTOR
- 3.- EMITTER 4.- COLLECTOR

## D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR 120 **PART NUMBER** WITH ASSEMBLY INTERNATIONAL LOT CODE 1234 DATE CODE RECTIFIER IRFR120 ASSEMBLED ON WW 16, 2001 YEAR 1 = 2001 LOGO **IOR** 1164 IN THE ASSEMBLY LINE "A" WEEK 16 12 34 LINE A Note: "P" in assembly line position **ASSEMBLY** indicates "Lead-Free" LOT CODE

"P" in assembly line position indicates


"Lead-Free" qualification to the consumer-level



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

## I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



#### NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.
- ⚠ LEAD DIMENSION UNCONTROLLED IN L3.
- 7.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA (Date 06/02).
- 8.- CONTROLLING DIMENSION : INCHES.

5 Y M	DIMENSIONS							
B 0	MILLIM	ETERS	INC	INCHES			ICHES T MAX. S	
L	MIN.	MAX.	MIN.	MAX.	Š			
Α	2.18	2.39	.086	.094				
A1	0.89	1.14	.035	.045				
ь	0.64	0.89	.025	.035				
b1	0.65	0.79	.025	.031	6			
b2	0.76	1,14	.030	.045				
b3	0.76	1.04	.030	.041	6			
b4	4,95	5.46	.195	.215	4			
С	0.46	0.61	.018	.024				
c1	0.41	0.56	.016	.022	6			
c2	0,46	0.89	.018	.035				
D	5.97	6.22	.235	.245	3			
D1	5.21	-	.205	-	4			
E	6,35	6,73	.250	.265	3			
E1	4.32	-	.170	-	4			
e	2.29	BSC	.090	BSC				
L	8.89	9.65	.350	.380				
L1	1,91	2.29	.045	.090				
L2	0.89	1.27	.035	.050	4			
L3	1,14	1.52	.045	.060	5			
ø1	0.	15*	0.	15*				
ø2	25*	35*	25*	35*				

#### LEAD ASSIGNMENTS

#### **HEXFET**

- 1.- GATE
- 2.- DRAIN 3.- SOURCE
- 4.- DRAIN

## I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120


WITH ASSEMBLY LOT CODE 5678

OR

ASSEMBLED ON WW 19, 2001 IN THE ASSEMBLY LINE "A"


Note: "P" in assembly line position indicates Lead-Free"


INTERNATIONAL
RECTIFIER
LOGO
INTERNATIONAL
RECTIFIER
LOGO
INTERNATIONAL
RECTIFIER
LOGO
INTERNATIONAL
RECTIFIER
LOGO
YEAR 1 = 2001
WEEK 19
LINE A



## D-Pak (TO-252AA) Tape & Reel Information


Dimensions are shown in millimeters (inches)





#### NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



#### NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>

Data and specifications subject to change without notice.

This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.