

AOT470/AOB470L

75V N-Channel MOSFET

General Description


The AOT470/AOB470L uses advanced trench technology and design to provide excellent $R_{\rm DS(ON)}$ with low gate charge. This device is suitable for use in PWM, load switching and general purpose applications.

Product Summary

 $\begin{array}{ll} V_{DS} & 75 V \\ I_D \; (at \, V_{GS} \! = \! 10 V) & 100 A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10 V) & < 10.5 m \Omega \end{array}$

100% UIS Tested 100% R_a Tested





Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	75	V	
Gate-Source Voltage		V_{GS}	±25	V	
Continuous Drain	T _C =25°C	ı	100		
Current G	T _C =100°C	'D	78	A	
Pulsed Drain Current	t ^C	I _{DM}	200		
Continuous Drain	T _A =25°C	1	10	A	
Current	T _A =70°C	DSM	8		
Avalanche Current ^C		I _{AS} , I _{AR}	45	A	
Avalanche energy L=0.3mH ^C		E _{AS} , E _{AR}	300	mJ	
	T _C =25°C	P _D	268	W	
Power Dissipation ^B	T _C =100°C	L D	134	VV	
	T _A =25°C	Р	2.1	— W	
Power Dissipation A	T _A =70°C	P _{DSM}	1.3		
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C	

Thermal Characteristics								
Parameter		Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	t ≤ 10s	D	10	12	°C/W			
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	45	60	°C/W			
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.45	0.56	°C/W			



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units				
STATIC PARAMETERS										
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	75			V				
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =75V, V _{GS} =0V			1	μА				
		T _J =55	5°C		5	μΛ				
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±25V			1	μΑ				
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2	2.7	4	V				
$I_{D(ON)}$	On state drain current	V_{GS} =10V, V_{DS} =5V	200			Α				
R _{DS(ON)}	Static Drain-Source On-Resistance	V_{GS} =10V, I_D =30A		8.3	10.5	mΩ				
		TO220 T _J =125	5°C	13.7	17	11122				
		$V_{GS}=10V$, $I_{D}=30A$								
		TO263		8	10.2	mΩ				
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =30A		90		S				
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.7	1	V				
Is	Maximum Body-Diode Continuous Curr			100	Α					
DYNAMIC	PARAMETERS									
C _{iss}	Input Capacitance		3760	4700	5640	pF				
C _{oss}	Output Capacitance	V_{GS} =0V, V_{DS} =30V, f=1MHz	280	400	520	pF				
C _{rss}	Reverse Transfer Capacitance		110	180	250	pF				
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, f=1MHz	1.5	3	4.5	Ω				
SWITCHII	NG PARAMETERS									
Q _g (10V)	Total Gate Charge			114	136	nC				
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =30V, I_{D} =30A		33	40	nC				
Q_{gd}	Gate Drain Charge	1		18	25	nC				
t _{D(on)}	Turn-On DelayTime			21		ns				
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =30V, R_L =1 Ω ,		39		ns				
t _{D(off)}	Turn-Off DelayTime	R_{GEN} =3 Ω		70		ns				
t _f	Turn-Off Fall Time			24		ns				
t _{rr}	Body Diode Reverse Recovery Time	I _F =30A, dI/dt=100A/μs	37	53	70	ns				
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =30A, dI/dt=100A/μs	100	143	185	nC				

A. The value of R_{0JA} is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{0JA} and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175 °C may be used if the PCB allows it.

- D. The $R_{\theta,JA}$ is the sum of the thermal impedance from junction to case $R_{\theta,JC}$ and case to ambient. E. The static characteristics in Figures 1 to 6 are obtained using <300 μ s pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T $_{\text{J(MAX)}}\!\!=\!\!175^{\circ}\,$ C. The SOA curve provides a single pulse rating.
- G. The maximum current rating is limited by bond-wires.
- H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale


Rev 2.1: May 2024 www.aosmd.com Page 2 of 6

B. The power dissipation P_D is based on $T_{J(MAX)}$ =175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.


C. Repetitive rating, pulse width limited by junction temperature T JIMAXI=175° C. Ratings are based on low frequency and duty cycles to keep initial T_{.1}=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



V_{DS} (Volts) Fig 1: On-Region Characteristics (Note E)



V_{GS}(Volts)
Figure 2: Transfer Characteristics (Note E)



 $\rm I_D \, (A)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)






Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

Rev 2.1: May 2024 **www.aosmd.com** Page 4 of 6



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability (Note




Figure 13: Power De-rating (Note F)





Figure 14: Current De-rating (Note F)



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-toAmbient (Note H)






Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Rev 2.1: May 2024 **www.aosmd.com** Page 5 of 6





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms





Rev 2.1: May 2024 **www.aosmd.com** Page 6 of 6