

# **MOSFET**

# **StrongIRFET™ 2 Power-Transistor**

#### **Features**

- Optimized for a wide range of applications
  N-Channel, normal level
  100% avalanche tested


- Pb-free lead plating; RoHS compliant
  Halogen-free according to IEC61249-2-21


### **Product validation**

Qualified according to JEDEC Standard

Table 1 **Key Performance Parameters** 

		<u></u>
Parameter	Value	Unit
<b>V</b> <sub>DS</sub>	100	V
R <sub>DS(on),max</sub>	13.0	mΩ
I <sub>D</sub>	52	A
Qoss	26	nC
Q <sub>G</sub>	18.6	nC











Type / Ordering Code	Package	Marking	Related Links
IPD130N10NF2S	PG-TO252-3	130N10NS	-

# StrongIRFET<sup>TM</sup> 2 Power-Transistor <a href="https://example.com/linearing-new-right-number-12">IPD130N10NF2S</a>



## **Table of Contents**

Description
Maximum ratings 3
Thermal characteristics
Electrical characteristics
Electrical characteristics diagrams
Package Outlines
Revision History
Trademarks
Disclaimer

## StrongIRFET<sup>™</sup> 2 Power-Transistor IPD130N10NF2S



# 1 Maximum ratings at $T_A$ =25 °C, unless otherwise specified

Table 2 Maximum ratings

Dawawatan	Symbol		Value	s	11:4	
Parameter		Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current <sup>1)</sup>	I <sub>D</sub>	- - - -	- - -	52 37 32 11	A	V <sub>GS</sub> =10 V, T <sub>C</sub> =25 °C V <sub>GS</sub> =10 V, T <sub>C</sub> =100 °C V <sub>GS</sub> =6 V, T <sub>C</sub> =100 °C V <sub>GS</sub> =10V, T <sub>A</sub> =25°C, R <sub>thJA</sub> =50°C/W <sup>2</sup> )
Pulsed drain current <sup>3)</sup>	I <sub>D,pulse</sub>	-	-	208	Α	<i>T</i> <sub>C</sub> =25 °C
Avalanche energy, single pulse <sup>4)</sup>	<b>E</b> AS	-	-	31	mJ	$I_{\rm D}$ =25 A, $R_{\rm GS}$ =25 $\Omega$
Gate source voltage	V <sub>GS</sub>	-20	-	20	V	-
Power dissipation	P <sub>tot</sub>	-	-	71 3.0	W	T <sub>C</sub> =25 °C T <sub>A</sub> =25 °C, R <sub>thJA</sub> =50 °C/W <sup>2)</sup>
Operating and storage temperature	T <sub>j</sub> , T <sub>stg</sub>	-55	-	175	°C	-

#### 2 Thermal characteristics

Table 3 Thermal characteristics

Dovemeter	Cumbal	Values			Unit	Note / Took Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Thermal resistance, junction - case	R <sub>thJC</sub>	-	-	2.1	°C/W	-
Thermal resistance, junction - ambient, 6 cm² cooling area²)		-	-	50	°C/W	-
Thermal resistance, junction - ambient, minimal footprint	R <sub>thJA</sub>	-	-	75	°C/W	-

<sup>&</sup>lt;sup>1)</sup> Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.  $^{2)}$  Device on 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm $^{2}$  (one layer, 70  $\mu$ m thick) copper area for drain

connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

<sup>&</sup>lt;sup>4)</sup> See Diagram 13 for more detailed information

# StrongIRFET<sup>™</sup> 2 Power-Transistor IPD130N10NF2S



# 3 Electrical characteristics at $T_j$ =25 °C, unless otherwise specified

Table 4 **Static characteristics** 

	0	Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	100	-	-	V	V <sub>GS</sub> =0 V, I <sub>D</sub> =1 mA
Gate threshold voltage	V <sub>GS(th)</sub>	2.2	3.0	3.8	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =30 μA
Zero gate voltage drain current	I <sub>DSS</sub>	-	0.1 10	1 100	μΑ	V <sub>DS</sub> =100 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =25 °C V <sub>DS</sub> =100 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =125 °C
Gate-source leakage current	$I_{\mathrm{GSS}}$	-	10	100	nA	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V
Drain-source on-state resistance	R <sub>DS(on)</sub>	-	11.2 13.7	13.0 16.8	mΩ	V <sub>GS</sub> =10 V, I <sub>D</sub> =30 A V <sub>GS</sub> =6 V, I <sub>D</sub> =15 A
Gate resistance	R <sub>G</sub>	-	0.9	-	Ω	-
Transconductance <sup>1)</sup>	<b>g</b> fs	25	-	-	S	$ V_{DS}  \ge 2 I_D R_{DS(on)max}, I_D = 30 A$

Table 5 **Dynamic characteristics** 

Devementar	Cumbal	Values			11	Nata (Tast Oan dition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance	Ciss	-	1300	-	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =50 V, f=1 MHz
Output capacitance	Coss	-	210	-	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =50 V, f=1 MHz
Reverse transfer capacitance	C <sub>rss</sub>	-	10	-	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =50 V, f=1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	9	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Rise time	t <sub>r</sub>	-	15	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Turn-off delay time	$t_{ m d(off)}$	-	13	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Fall time	t <sub>f</sub>	-	4	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G,ext}$ =1.6 $\Omega$

Gate charge characteristics<sup>2)</sup> Table 6

Parameter	Cymbal	Values			11	Note / Took Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q <sub>gs</sub>	-	6.3	-	nC	V <sub>DD</sub> =50 V, I <sub>D</sub> =30 A, V <sub>GS</sub> =0 to 10 V
Gate charge at threshold	$Q_{g(th)}$	-	3.9	-	nC	V <sub>DD</sub> =50 V, I <sub>D</sub> =30 A, V <sub>GS</sub> =0 to 10 V
Gate to drain charge	$Q_{gd}$	-	4.0	-	nC	$V_{DD}$ =50 V, $I_{D}$ =30 A, $V_{GS}$ =0 to 10 V
Switching charge	Q <sub>sw</sub>	-	6.5	-	nC	$V_{DD}$ =50 V, $I_{D}$ =30 A, $V_{GS}$ =0 to 10 V
Gate charge total <sup>1)</sup>	<b>Q</b> g	-	18.6	28	nC	$V_{DD}$ =50 V, $I_{D}$ =30 A, $V_{GS}$ =0 to 10 V
Gate plateau voltage	V <sub>plateau</sub>	-	4.9	-	V	V <sub>DD</sub> =50 V, I <sub>D</sub> =30 A, V <sub>GS</sub> =0 to 10 V
Output charge	Qoss	-	26	-	nC	V <sub>DS</sub> =50 V, V <sub>GS</sub> =0 V

 $<sup>^{1)}</sup>$  Defined by design. Not subject to production test.  $^{2)}$  See "Gate charge waveforms" for parameter definition

# StrongIRFET<sup>TM</sup> 2 Power-Transistor IPD130N10NF2S





### Table 7 Reverse diode

Damamatan	Cumbal		Values			Nata / Tant Candition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	Is	-	-	49	Α	<i>T</i> <sub>C</sub> =25 °C	
Diode pulse current	I <sub>S,pulse</sub>	-	-	208	Α	<i>T</i> <sub>C</sub> =25 °C	
Diode forward voltage	V <sub>SD</sub>	-	0.92	1.2	V	V <sub>GS</sub> =0 V, I <sub>F</sub> =30 A, T <sub>j</sub> =25 °C	
Reverse recovery time	t <sub>rr</sub>	-	26	-	ns	V <sub>R</sub> =50 V, I <sub>F</sub> =30 A, di <sub>F</sub> /dt=500 A/μs	
Reverse recovery charge	Qrr	-	135	-	nC	V <sub>R</sub> =50 V, I <sub>F</sub> =30 A, di <sub>F</sub> /dt=500 A/μs	





## 4 Electrical characteristics diagrams






























# 5 Package Outlines



PACKAGE - GROUP NUMBER:	PG-TO2	PG-TO252-3-U01					
DIMENSIONS	MILLIMETERS						
DIMENSIONS	MIN.	MAX.					
Α	2.18	2.39					
A1	0.00	0.13					
b	0.64	0.89					
b1	0.76	1.14					
С	0.46	0.61					
c1	0.40	0.89					
D	5.97	6.22					
D1	5.21						
E	6.35	6.73					
E1	4.32						
е	2.	29					
e1	4.	58					
N	3						
Н	9.40	10.41					
L	1.40	1.78					
L1	0.89	1.27					
L2	0.50	1.02					

Figure 1 Outline PG-TO252-3, dimensions in mm

# StrongIRFET<sup>™</sup> 2 Power-Transistor IPD130N10NF2S



#### **Revision History**

IPD130N10NF2S

Revision: 2022-10-10, Rev. 2.2

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2022-02-08	Release of final version
2.1	2022-05-24	Update Diagram 15
2.2	2022-10-10	Update package outline drawing

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2022 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.