




Automotive-grade N-channel 650 V, 55 mΩ typ., 50 A MDmesh DM6 Power MOSFET in a TO-247 long leads package

1 2 3





Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STWA46N65DM6AG	650 V	63 mΩ	50 A

- AEC-Q101 qualified
- Fast-recovery body diode
- Lower R_{DS(on)} per area vs previous generation
- · Low gate charge, input capacitance and resistance
- 100% avalanche tested
- · Extremely high dv/dt ruggedness
- · Zener-protected

Applications

· Switching applications

Description

This high-voltage N-channel Power MOSFET is part of the MDmesh DM6 fast-recovery diode series. Compared with the previous MDmesh fast generation, DM6 combines very low recovery charge (Q_{rr}) , recovery time (t_{rr}) and excellent improvement in $R_{\text{DS}(\text{on})}$ per area with one of the most effective switching behaviors available in the market for the most demanding high-efficiency bridge topologies and ZVS phase-shift converters.



Product status link STWA46N65DM6AG

Product summary			
Order code STWA46N65DM6AG			
Marking	46N65DM6		
Package	TO-247 long leads		
Packing	Tube		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±25	V
I-	Drain current (continuous) at T _C = 25 °C	50	^
I _D	Drain current (continuous) at T _C = 100 °C	32	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	170	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	391	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	100	V/ns
di/dt ⁽²⁾	Peak diode recovery current slope	1000	A/µs
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	V/ns
TJ	T _J Operating junction temperature range		°C
T _{stg}	Storage temperature range	-55 to 150	°C

- 1. Pulse width limited by safe operating area.
- 2. $I_{SD} \le 50 \; A, \; V_{DS} \; (peak) < V_{(BR)DSS}, \; V_{DD} = 400 \; V.$
- 3. $V_{DS} \le 520 \text{ V}$.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.32	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or non-repetitive (pulse width limited by T _J max.)	8	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 100$ V)	1057	mJ

DS13705 - Rev 2 page 2/12



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified.

Table 4. On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
I	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 650 V			5	
I _{DSS}		V_{GS} = 0 V, V_{DS} = 650 V, T_{C} = 125 °C ⁽¹⁾			200	μΑ
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.25	4.00	4.75	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 25 A		55	63	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	3344	-	pF
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	161	-	pF
C _{rss}	Reverse transfer capacitance		-	0.4	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 to 520 V, V _{GS} = 0 V	-	510	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz, open drain	-	1.4	-	Ω
Qg	Total gate charge	V_{DD} = 520 V, I_{D} = 50 A, V_{GS} = 0 to 10 V (see Figure 14. Test circuit for gate charge behavior)	-	80	-	nC
Q _{gs}	Gate-source charge		-	21.5	-	nC
Q _{gd}	Gate-drain charge		-	36	-	nC

C_{oss eq.} is defined as the constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 325 V, I _D = 25 A,	-	31	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13. Test circuit for resistive load switching times and	-	40	-	ns
t _{d(off)}	Turn-off delay time		-	77	-	ns
t _f	Fall time	Figure 18. Switching time waveform)	-	9	-	ns

DS13705 - Rev 2 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current	Source-drain current			50	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		170	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 50 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 50 A, di/dt = 100 A/μs,	-	140		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V	-	0.78		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	10.5		Α
t _{rr}	Reverse recovery time	I _{SD} = 50 A, di/dt = 100 A/μs,	-	327		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _J = 150 °C	-	4.7		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	27		Α

^{1.} Pulse width limited by safe operating area.

DS13705 - Rev 2 page 4/12

^{2.} Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.





2.1 Electrical characteristics (curves)







Figure 2. Maximum transient thermal impedance GADG080420211005ZTH 0.4 0.3 0.2 duty=0.5 10 -1 10 -2 0.1 Single pulse 10 -3 10 -5 10 -4 10 -3 10 -2 10 -1 $\overline{t_p}$ (s) 10 -6







DS13705 - Rev 2 page 5/12





Figure 7. Typical drain-source on-resistance




Figure 8. Normalized on-resistance vs temperature




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized breakdown voltage vs temperature




Figure 11. Typical reverse diode forward characteristics





Figure 12. Typical output capacitance stored energy



DS13705 - Rev 2 page 6/12



3 Test circuits

Figure 13. Test circuit for resistive load switching times

Figure 14. Test circuit for gate charge behavior

V_{GS}

Pulse width

2200


PF

47 kΩ

AM01469v10

Figure 15. Test circuit for inductive load switching and diode recovery times

AM01468v1






Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS13705 - Rev 2 page 7/12




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-247 long leads package information

Figure 19. TO-247 long leads package outline



8463846_3

DS13705 - Rev 2 page 8/12



Table 8. TO-247 long leads package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.26
b2			3.25
b3			2.25
С	0.59		0.66
D	20.90	21.00	21.10
E	15.70	15.80	15.90
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
е	5.34	5.44	5.54
L	19.80	19.92	20.10
L1			4.30
Р	3.50	3.60	3.70
Q	5.60		6.00
S	6.05	6.15	6.25
aaa		0.04	0.10

DS13705 - Rev 2 page 9/12



Revision history

Table 9. Document revision history

Date	Version	Changes
09-Apr-2021	1	First release.
04-Aug-2021	2	Updated Table 5. Dynamic. Updated Figure 1. Safe operating area and Figure 5. Typical gate charge characteristics. Minor text changes.

DS13705 - Rev 2 page 10/12



Contents

1	Elec	trical ratings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	kage information	8
	4.1	TO-247 long leads package information	8
Rev	/ision	history	10



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

DS13705 - Rev 2 page 12/12