

AOTF2144L

40V N-Channel MOSFET

General Description

- Trench Power MV MOSFET technology
- Low R_{DS(ON)}
- Low Gate Charge
- Opitimized Ruggedness
- RoHS and Halogen-Free Compliant

Product Summary


 $\begin{array}{ll} V_{DS} & 40V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 90A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 2.3 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5V) & < 4 m\Omega \end{array}$


100% UIS Tested 100% Rg Tested



Applications

- DC Motor Driver
- Synchronous Rectification in DC/DC and AC/DC Converters





Orderable Part Number	Package Type	Form	Form Minimui				
AOTF2144L	TO-220F	Tube	1000				
Absolute Maximum Ratings T _A =25°C unless otherwise noted							
Parameter	Symbol	Maximum	Maximum				
Drain-Source Voltage	V_{DS}	40	40				

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V_{DS}	40	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain	T _C =25°C		90		
Current	T _C =100°C	I _D	57	Α	
Pulsed Drain Current ^C		I _{DM}	360		
Continuous Drain	T _A =25°C		46	А	
Current	T _A =70°C	IDSM	37		
Avalanche Current ^C		I _{AS}	47	Α	
Avalanche energy L=0.3mH ^C		E _{AS}	331	mJ	
	T _C =25°C	P _D	32	W	
Power Dissipation ^B	T _C =100°C	L D	12.5] vv	
	T _A =25°C	Р	8.3	W	
Power Dissipation ^A	T _A =70°C	→ P _{DSM}	5.3]	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol	Symbol Typ Max		Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	10	15	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	45	55	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	3.2	3.9	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC PARAMETERS							
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu A,\ V_{GS}=0V$	40			V	
I _{DSS} Zero Gate Voltage D	Zero Gate Voltage Drain Current	V _{DS} =40V, V _{GS} =0V			1	μA	
	Zero Gate voltage Drain Current	T _J =55°C			5] µA	
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V			±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS, I_D}=250\mu A$	1.4	1.9	2.4	V	
		V _{GS} =10V, I _D =20A		1.85	2.3	mΩ	
R _{DS(ON)} Static Drain-Source On-Resista	Static Drain-Source On-Resistance	T _J =125°C		2.5	3.1	11152	
		V_{GS} =4.5V, I_D =20A		2.45	4.0	mΩ	
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =20A		100		S	
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.7	1	V	
Is	Maximum Body-Diode Continuous Curre	aximum Body-Diode Continuous Current			40	Α	
DYNAMIC	PARAMETERS						
C _{iss}	Input Capacitance			5225		pF	
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =20V, f=1MHz		895		pF	
C _{rss}	Reverse Transfer Capacitance			55		pF	
R_g	Gate resistance	f=1MHz	1	2	3.1	Ω	
SWITCHI	NG PARAMETERS						
$Q_g(10V)$	Total Gate Charge			68	95	nC	
$Q_g(4.5V)$	Total Gate Charge	V _{GS} =10V, V _{DS} =20V, I _D =20A		28	40	nC	
Q_{gs}	Gate Source Charge	VGS-10V, VDS-20V, ID-20A		16.5		nC	
Q_{gd}	Gate Drain Charge			4.5		nC	
Q _{oss}	Output Charge	$V_{GS}=0V$, $V_{DS}=20V$		37		nC	
t _{D(on)}	Turn-On DelayTime			12.5		ns	
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =20V, R_L =1 Ω ,		9.5		ns	
$t_{D(off)}$	Turn-Off DelayTime	$R_{GEN}=3\Omega$		57.5		ns	
t _f	Turn-Off Fall Time	<u> </u>		10.5		ns	
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs		20		ns	
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs		60		nC	

A. The value of R_{0,IA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R $_{0JA}$ ts 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

Rev 1.1: May 2024 www.aosmd.com Page 2 of 6

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =150° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating. G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T₄=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Figure D: Diode Recovery Test Circuit & Waveforms



Rev 1.1: May 2024 **www.aosmd.com** Page 6 of 6