


N-channel 60 V, 4.6 mΩ typ., 90 A STripFET F7 Power MOSFET in a PowerFLAT 5x6 package



PowerFLAT 5x6



Features

Order code	V _{DS}	R _{DS(on)} max	I _D
STL90N6F7	60 V	5.4 mΩ	90 A

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- $\bullet \quad \text{Low C_{rss}/C_{iss} ratio for EMI immunity}\\$
- · High avalanche ruggedness

Applications

· Switching applications

Description

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



Product status link STL90N6F7

Product summary			
Order code STL90N6F7			
Marking 90N6F7			
Package	PowerFLAT 5x6		
Packing Tape and reel			



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	60	V
V _{GS}	Gate-source voltage	± 20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	90	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	66	Α
I _{DM} ⁽¹⁾ ⁽²⁾	Drain current (pulsed)	360	Α
I _D (3)	Drain current (continuous) at T _{pcb} = 25 °C	21	Α
I _D ⁽³⁾	Drain current (continuous) at T _{pcb} = 100 °C	15	Α
I _{DM} ^{(2) (3)}	Drain current (pulsed)	84	Α
P _{TOT} (1)	Total dissipation at T _C = 25 °C	94	W
P _{TOT} (3)	Total dissipation at T _{pcb} = 25 °C	4.8	W
T _{stg}	Storage temperature	-55 to 175	°C
Tj	Max. operating junction temperature	175	°C

- 1. This value is rated according to R_{thj-c}
- 2. Pulse width limited by safe operating area
- 3. This value is rated according to $R_{thj-pcb}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-pcb} (1)	Thermal resistance junction-pcb max.	31.3	°C/W
R _{thj-case}	Thermal resistance junction-case max.	1.6	°C/W

1. When mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 sec

DS10917 - Rev 3 page 2/14



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 3. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0 V	60			V
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 V$ $V_{DS} = 60 V$			1	μΑ
I _{GSS}	Gate-body leakage current	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 10.5 A		0.0046	0.0054	Ω

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V 25 V f - 1 MHz	-	1600	-	pF
C _{oss}	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$	-	880	-	pF
C _{rss}	Reverse transfer capacitance	VGS 0 V	-	66	-	pF
Qg	Total gate charge	V = 20 V I- = 21 A	-	25	-	nC
Q _{gs}	Gate-source charge	$V_{DD} = 30 \text{ V}, I_D = 21 \text{ A},$ $V_{GS} = 10 \text{ V}$	-	7.2	-	nC
Q _{gd}	Gate-drain charge	V _{GS} = 10 V	-	8.1	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 30 V, I_{D} = 10.5 A, R_{G} = 4.7 Ω , V_{GS} = 10 V	-	15	-	ns
t _r	Rise time		-	17.6	-	ns
t _{d(off)}	Turn-off delay time		-	24.4	-	ns
t _f	Fall time		-	7.8	-	ns

DS10917 - Rev 3 page 3/14



Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 21 A, V _{GS} = 0 V	-		1.2	V
t _{rr}	Reverse recovery time	I _D = 21 A, di/dt = 100 A/μs	-	39.6		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 48 V	-	36		nC
I _{RRM}	Reverse recovery current	TOD 18 T	-	1.8		Α


^{1.} Pulsed: pulse duration = 300 μ s, duty cycle 1.5%


DS10917 - Rev 3 page 4/14





2.1 Electrical characteristics curves











DS10917 - Rev 3 page 5/14



Figure 7. Capacitance variations

C GIPG1006150D6CLCVR

(pF)

10 3

C oss

C ress


10 º


10 ¹

10 -1

Ŭ _{DS} (V)

Figure 9. Normalized on-resistance vs temperature R _{DS(on)} (norm.) GIPG100615OD6CLRON 1.8 V _{GS} = 10 V 1.6 1.4 1.2 1.0 8.0 0.6 -75 25 75 125 175 T_j (°C)





DS10917 - Rev 3 page 6/14



3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS10917 - Rev 3 page 7/14




Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.


Figure 18. PowerFLAT 5x6 type C package outline

PowerFLAT 5x6 type C package information 4.1

D3 5 D2 E2 E3 Bottom view D5(x4)



D4



Side view

Top view

8231817_typeC_Rev18

DS10917 - Rev 3 page 8/14



Table 7. PowerFLAT 5x6 type C package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°


DS10917 - Rev 3 page 9/14



4.2 PowerFLAT 5x6 type C SUBCON package information

Figure 19. PowerFLAT 5x6 type C SUBCON package outline





8472137_SUBCON_998G_REV4

DS10917 - Rev 3 page 10/14



Table 8. PowerFLAT 5x6 type C SUBCON package mechanical data

Dim.	mm			
Dilli.	Min.	Тур.	Max.	
A	0.90	0.95	1.00	
A1		0.02		
b	0.35	0.40	0.45	
b1		0.30		
С	0.21	0.25	0.34	
D			5.10	
D1	4.80	4.90	5.00	
D2	4.01	4.21	4.31	
е	1.17	1.27	1.37	
E	5.90	6.00	6.10	
E1	5.70	5.75	5.80	
E2	3.54	3.64	3.74	
E4	0.15	0.25	0.35	
E5	0.26	0.36	0.46	
Н	0.51	0.61	0.71	
K	0.95			
L	0.51	0.61	0.71	
L1	0.06	0.13	0.20	
L2			0.10	
Р	1.00	1.10	1.20	
θ	8°	10°	12°	

DS10917 - Rev 3 page 11/14






Figure 20. PowerFLAT 5x6 recommended footprint (dimensions are in mm)

8231817_FOOTPRINT_simp_Rev_18

DS10917 - Rev 3 page 12/14



Revision history

Table 9. Document revision history

Date	Revision	Changes
03-Mar-2015	1	First release.
		In Section 2 Electrical characteristics:
		- updated Table 5: Dynamic
10-Jun-2015	2	- updated Table 6: Switching times
		- updated Table 7: Source-drain diode
		Added Section 2.1 Electrical characteristics (curves)
24 Jan 2020	2	Updated Section 4 Package information.
24-Jaii-2020	24-Jan-2020 3	Minor text changes.

DS10917 - Rev 3 page 13/14



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS10917 - Rev 3 page 14/14