

MOSFET

OptiMOS[™]3 Power-Transistor, 120 V

Features


- N-channel, normal level

- N-channel, normal level
 Excellent gate charge x R_{DS(on)} product (FOM)
 Very low on-resistance R_{DS(on)}
 150 °C operating temperature
 Pb-free lead plating; RoHS compliant
 Qualified according to JEDEC¹⁾ for target application
 Ideal for high-frequency switching and synchronous rectification
 Halogen-free according to IEC61249-2-21

Table 1 **Kev Performance Parameters**

10.010 1 110 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
Parameter	Value	Unit					
V _{DS}	120	V					
R _{DS(on),max}	7.7	mΩ					
I _D	98	A					











Type / Ordering Code	Package	Marking	Related Links
BSC077N12NS3 G	PG-TDSON-8	077N12NS	-

OptiMOS[™]3 Power-Transistor, 120 V BSC077N12NS3 G



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	0
Revision History	3
Trademarks 1	3
Disclaimer	3

OptiMOS[™]3 Power-Transistor, 120 V **BSC077N12NS3 G**



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Danamatan	0	Values			l lmi4	N
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current	I _D	- - -	-	98 61 13.4	А	T _C =25 °C T _C =100 °C T _A =25 °C, R _{thJA} =45 K/W ¹⁾
Pulsed drain current ²⁾	I _{D,pulse}	-	-	392	Α	T _C =25 °C
Avalanche energy, single pulse	E _{AS}	-	-	330	mJ	I_D =50 A, R_{GS} =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	139	W	T _C =25 °C
Operating and storage temperature	T _j , T _{stg}	-55	-	150	°C	IEC climatic category; DIN IEC 68-1: 55/150/56

Thermal characteristics 2

Table 3 **Thermal characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition	
raiailletei	Symbol	Min.	Тур.	Max.	Offic	Note / Test Condition	
Thermal resistance, junction - case, bottom	R _{thJC}	-	0.5	0.9	K/W	-	
Thermal resistance, junction - case, top	R _{thJC}	-	-	18	K/W	-	
Thermal resistance, junction - ambient, minimal footprint	R _{thJA}	-	-	75	K/W	-	
Thermal resistance, junction - ambient, 6 cm² cooling area ¹⁾	R _{thJA}	-	-	50	K/W	-	

 $^{^{1)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air. $^{2)}$ see Diagram 3

OptiMOS[™]3 Power-Transistor, 120 V BSC077N12NS3 G



3 Electrical characteristics

Table 4 Static characteristics

Danamatan	0	Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	120	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	V _{GS(th)}	2	3	4	V	V _{DS} =V _{GS} , I _D =110 μA
Zero gate voltage drain current	I _{DSS}	-	0.01 10	1 100	μΑ	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C
Gate-source leakage current	I _{GSS}	-	1	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	6.6	7.7	mΩ	V _{GS} =10 V, I _D =50 A
Gate resistance ¹⁾	R _G	-	1	1.5	Ω	-
Transconductance	g fs	40	80	-	S	V _{DS} >2 I _D R _{DS(on)max} , I _D =50 A

Table 5 Dynamic characteristics¹⁾

Parameter	0		Values	3		
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance	C _{iss}	-	4300	5700	pF	V _{GS} =0 V, V _{DS} =60 V, f=1 MHz
Output capacitance	Coss	-	550	730	pF	V _{GS} =0 V, V _{DS} =60 V, f=1 MHz
Reverse transfer capacitance	C _{rss}	-	28	49	pF	V _{GS} =0 V, V _{DS} =60 V, f=1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	15	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =25 A, $R_{\rm G,ext}$ =2.7 Ω
Rise time	t _r	-	8	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =25 A, $R_{\rm G,ext}$ =2.7 Ω
Turn-off delay time	$t_{\sf d(off)}$	-	26	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =25 A, $R_{\rm G,ext}$ =2.7 Ω
Fall time	t _f	-	7	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =25 A, $R_{\rm G,ext}$ =2.7 Ω

Table 6 Gate charge characteristics²⁾

Parameter	Symbol	Values			l lmi4	Note / Test Condition
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q _{gs}	-	21	-	nC	$V_{\rm DD}$ =60 V, $I_{\rm D}$ =25 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge	Q_{gd}	-	15	-	nC	$V_{\rm DD}$ =60 V, $I_{\rm D}$ =25 A, $V_{\rm GS}$ =0 to 10 V
Switching charge	Q _{sw}	-	29	-	nC	V_{DD} =60 V, I_{D} =25 A, V_{GS} =0 to 10 V
Gate charge total ¹⁾	Qg	-	66	88	nC	V_{DD} =60 V, I_{D} =25 A, V_{GS} =0 to 10 V
Gate plateau voltage	V _{plateau}	-	4.7	-	V	V_{DD} =60 V, I_{D} =25 A, V_{GS} =0 to 10 V
Output charge ¹⁾	Qoss	-	76	100	nC	V _{DD} =60 V, V _{GS} =0 V

Defined by design. Not subject to production test.
See "Gate charge waveforms" for parameter definition.

OptiMOS[™]3 Power-Transistor, 120 V BSC077N12NS3 G





Table 7 Reverse diode

Parameter	Cymphal		Values			Note / Took Condition
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continous forward current	Is	-	-	98	Α	<i>T</i> _C =25 °C
Diode pulse current	I _{S,pulse}	-	-	392	Α	<i>T</i> _C =25 °C
Diode forward voltage	V _{SD}	-	0.9	1.2	V	V _{GS} =0 V, I _F =50 A, T _j =25 °C
Reverse recovery time ¹⁾	<i>t</i> _{rr}	-	98	-	ns	V _R =60 V, I _F =25, di _F /dt=100 A/μs
Reverse recovery charge ¹⁾	Qrr	-	264	-	nC	V _R =60 V, I _F =25, di _F /dt=100 A/μs





4 Electrical characteristics diagrams

































5 Package Outlines



DIM	MILLIMETERS					
DIM	MIN	MAX				
Α	0.90	1.10				
b	0.31	0.54				
b1	0.02	0.22				
С	0.15	0.35				
D	5.15	5.49				
D1	4.95	5.35				
D2	3.70	4.40				
E	5.95	6.35				
E1	5.70	6.10				
E2	3.40 3.80					
е	1.27					
N		3				
L	0.45 0.71					
M	0.45 0.75					
Θ	8.5°	12°				
aaa	0.25					
eee	0.08					





Figure 1 Outline PG-TDSON-8, dimensions in mm





Dimension in mm

Figure 2 Outline TDSON-8 Tape






Figure 3 Outline Footprint TDSON-8

OptiMOS[™]3 Power-Transistor, 120 V BSC077N12NS3 G



Revision History

BSC077N12NS3 G

Revision: 2015-12-15, Rev. 2.8

Previous Revision

Revision	Date	Subjects (major changes since last revision)				
2.7	2014-10-02	Rev. 2.7				
2.8	2015-12-15	Update of dynamic parameters td(on), td(off), tr, tf				

Trademarks of Infineon Technologies AG

 $AURIX^{\intercal}, C166^{\intercal}, CanPAK^{\intercal}, CIPOS^{\intercal}, CoolGaN^{\intercal}, CoolMOS^{\intercal}, CoolSet^{\intercal}, CoolSet^{\intercal}, CoolSet^{\intercal}, Corecontrol^{\intercal}, Crossave^{\intercal}, Dave^{\intercal}, Di-Pol^{\intercal}, DrBlade^{\intercal}, EasyPIM^{\intercal}, EconoBRIDGE^{\intercal}, EconoDual^{\intercal}, EconoPiM^{\intercal}, EiceDRIVER^{\intercal}, eupec^{\intercal}, FCOS^{\intercal}, HITFET^{\intercal}, HybridPack^{\intercal}, Infineon^{\intercal}, ISOFACE^{\intercal}, IsoPack^{\intercal}, i-Wafer^{\intercal}, MIPAQ^{\intercal}, ModSTack^{\intercal}, my-d^{\intercal}, NovalithIC^{\intercal}, OmniTune^{\intercal}, OPTIGA^{\intercal}, OptiMOS^{\intercal}, ORIGA^{\intercal}, POWERCODE^{\intercal}, PRIMARION^{\intercal}, PrimePack^{\intercal}, PrimeStack^{\intercal}, PROFET^{\intercal}, PRO-SIL^{\intercal}, RASIC^{\intercal}, REAL3^{\intercal}, ReverSave^{\intercal}, SatRIC^{\intercal}, SIEGET^{\intercal}, SIPMOS^{\intercal}, SmartLEWIS^{\intercal}, SOLID FLASH^{\intercal}, SPOC^{\intercal}, TEMPFET^{\intercal}, thinQ!^{\intercal}, TRENCHSTOP^{\intercal}, TriCore^{\intercal}.$

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2015 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.