


## Automotive-grade N-channel 650 V, 58 m $\Omega$ typ., 42 A MDmesh M5 Power MOSFET in a D<sup>2</sup>PAK package

## Features







Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STB43N65M5	650 V	63 mΩ	42 A

- AEC-Q101 qualified
- Extremely low R<sub>DS(on)</sub>
- Low gate charge and input capacitance
- · Excellent switching performance
- 100% avalanche tested

#### **Applications**

Switching applications

#### **Description**

This device is an N-channel Power MOSFET based on the MDmesh M5 innovative vertical process technology combined with the well-known PowerMESH horizontal layout. The resulting product offers extremely low on-resistance, making it particularly suitable for applications requiring high power and superior efficiency.



# Product status link STB43N65M5

Product summary			
Order code STB43N65N			
Marking	43N65M5		
Package	D²PAK		
Packing	Tape and reel		



## 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	±25	V
1_	Drain current (continuous) at T <sub>C</sub> = 25 °C	42	
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	26.5	_ A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	168	Α
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	250	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	15	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/IIS
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
T <sub>J</sub>	Operating junction temperature range	-55 10 150	

- 1. Pulse width is limited by safe operating area.
- 2.  $I_{SD} \le 42~A$ ,  $di/dt=150~A/\mu s$ ;  $V_{DS}$  peak  $< V_{(BR)DSS}$ ,  $V_{DD} = 80\%~V_{(BR)DSS}$ .
- $3. \quad V_{DS} \leq 520 \ V.$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJC</sub>	Thermal resistance, junction-to-case	0.5	°C/W
R <sub>thJA</sub> <sup>(1)</sup>	Thermal resistance, junction-to-ambient	30	C/VV

<sup>1.</sup> When mounted on a standard 1 inch<sup>2</sup> area of FR-4 PCB with 2-oz copper.

**Table 3. Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by T <sub>J</sub> max.)	7	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	650	mJ

DS11173 - Rev 3 page 2/16



### 2 Electrical characteristics

 $T_{C}$  = 25 °C unless otherwise specified.

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	650	-	-	V
lass	Zoro goto voltago drain aurrent	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V	-	-	1	
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V, T <sub>C</sub> = 125 °C <sup>(1)</sup>	-	-	100	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V	-	-	±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 21 A	-	58	63	mΩ

<sup>1.</sup> Specified by design, not tested in production.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	4400	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	100	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	5.3	-	pF
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 520 V, V <sub>GS</sub> = 0 V	-	300	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A		1.2	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 520 V, I <sub>D</sub> = 21 A, V <sub>GS</sub> = 0 to 10 V		100	-	nC
Q <sub>gs</sub>	Gate-source charge	(see the Figure 15. Test circuit for gate	-	23	-	nC
Q <sub>gd</sub>	Gate-drain charge	charge behavior)		40	-	nC

C<sub>oss eq.</sub> is an equivalent capacitance that provides the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 V to the stated value.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(v)</sub>	Voltage delay time	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 28 A,	-	73	-	ns
t <sub>r(v)</sub>	Voltage rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	15	-	ns
t <sub>f(i)</sub>	Current fall time	(see the Figure 16. Test circuit for inductive load switching and diode	-	12	-	ns
t <sub>c(off)</sub>	Crossing time	recovery times and Figure 19. Switching time waveform)	-	19	-	ns

DS11173 - Rev 3 page 3/16



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-	-	42	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-	-	168	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 42 A, V <sub>GS</sub> = 0 V	-	-	1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 42 A, di/dt = 100 A/μs,	-	420	-	ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V	-	8	-	μC
I <sub>RRM</sub>	Reverse recovery current	(see the Figure 16. Test circuit for inductive load switching and diode recovery times)	-	40	-	Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 42 A, di/dt = 100 A/μs,	-	530	-	ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V, T <sub>J</sub> = 150 °C	-	12	-	μC
I <sub>RRM</sub>	Reverse recovery current	(see the Figure 16. Test circuit for inductive load switching and diode recovery times)	-	44	-	А


<sup>1.</sup> Pulse width is limited by safe operating area.


DS11173 - Rev 3 page 4/16


<sup>2.</sup> Pulsed: pulse duration =  $300 \mu s$ , duty cycle 1.5%.





#### 2.1 Electrical characteristics (curves)











DS11173 - Rev 3 page 5/16



Figure 7. Capacitance variations




Figure 8. Normalized gate threshold voltage vs temperature




Figure 9. Normalized on-resistance vs temperature




Figure 10. Normalized  $V_{(BR)DSS}$  vs temperature




Figure 11. Output capacitance stored energy






Figure 12. Source- drain diode forward characteristics



DS11173 - Rev 3 page 6/16





Note: E<sub>on</sub> including reverse recovery of a SiC diode.

DS11173 - Rev 3 page 7/16

AM01469v1



#### 3 Test circuits

Figure 14. Test circuit for resistive load switching times





Figure 16. Test circuit for inductive load switching and diode recovery times








Figure 18. Unclamped inductive waveform







DS11173 - Rev 3 page 8/16




### 4 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

#### 4.1 D<sup>2</sup>PAK (TO-263) type A2 package information

Figure 20. D<sup>2</sup>PAK (TO-263) type A2 package outline



0079457\_A2\_27

DS11173 - Rev 3 page 9/16



Table 8. D<sup>2</sup>PAK (TO-263) type A2 package mechanical data


Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
С	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
Е	10.00		10.40
E1	8.70	8.90	9.10
E2	7.30	7.50	7.70
е		2.54	
e1	4.88		5.28
Н	15.00		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.40	
V2	0°		8°

DS11173 - Rev 3 page 10/16



## 4.2 D<sup>2</sup>PAK (TO-263) type B package information

Figure 21. D<sup>2</sup>PAK (TO-263) type B package outline




0079457\_27\_B

DS11173 - Rev 3 page 11/16

Table 9. D <sup>2</sup> P	AK (TO-263	) tvpe B	mechanical	data
---------------------------	------------	----------	------------	------

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.36		4.56
A1	0.00		0.25
b	0.70		0.90
b1	0.51		0.89
b2	1.17		1.37
С	0.38		0.694
c1	0.38		0.534
c2	1.19		1.34
D	8.60		9.00
D1	6.90		7.50
E	10.15		10.55
E1	8.10		8.70
е		2.54 BSC	
Н	15.00		15.60
L	1.90		2.50
L1			1.65
L2			1.78
L3		0.25	
L4	4.78		5.28

Figure 22. D<sup>2</sup>PAK (TO-263) recommended footprint (dimensions are in mm)




0079457\_Rev27\_footprint

DS11173 - Rev 3 page 12/16



#### 4.3 D<sup>2</sup>PAK packing information

Figure 23. D<sup>2</sup>PAK tape drawing (dimensions are in mm)



DM01095771\_2

DS11173 - Rev 3 page 13/16



### **Revision history**

Table 10. Document revision history

Date	Revision	Changes
23-Jul-2015	1	Initial release.
13-Nov-2018	2	Updated features in cover page.  Updated Section 3 Test circuits and Section 4.1 D²PAK (TO-263) type A2 package information.  Minor text changes.
19-Aug-2025	3	Updated Section 4: Package information.  Minor text changes.

DS11173 - Rev 3 page 14/16



### **Contents**

1	Elec	trical ratings	2		
2	Electrical characteristics				
	2.1	Electrical characteristics (curves)	5		
3	Test	est circuits			
4	Package information				
	4.1	D²PAK (TO-263) type A2 package information	9		
	4.2	D²PAK (TO-263) type B package information	11		
	4.3	D²PAK packing information	13		
Rev	Revision history				



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS11173 - Rev 3 page 16/16