
EPC2044 – Enhancement Mode Power Transistor

 \overline{V}_{DS} , $\overline{100}$ V $R_{DS(on)}$, 10.5 m Ω $\overline{I_D}$, 9.4 A









Revised December 11, 2023

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low R_{DS(on)}, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR}. The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Application Notes:

- Easy-to-use and reliable gate, Gate Drive ON = 5-5.25 V typical, OFF = 0 V (negative voltage not needed)
- Top of FET is electrically connected to source

Questions:	VCN
Ask a GaN	ASK
Expert	


	Maximum Ratings				
	PARAMETER	VALUE	UNIT		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Drain-to-Source Voltage (Continuous)	100	V		
V _{DS}	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	120	V		
	Continuous (T _A = 25°C)				
I _D	Pulsed (25°C, T _{PULSE} = 300 μs)	89	Α		
.,	Gate-to-Source Voltage	6			
V _{GS}	Gate-to-Source Voltage	-4	V		
TJ	Operating Temperature	-40 to 150	0 °C		
T _{STG}	Storage Temperature	-40 to 150			

	Thermal Characteristics				
	PARAMETER	ТҮР	UNIT		
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.3			
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board	4.1	°C/W		
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	72			

Note 1: R_{BIA} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.

	Static Characteristics ($T_j = 25^{\circ}$ C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, } I_D = 0.2 \text{ mA}$	100			V
I _{DSS}	Drain-Source Leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}$		0.03	0.17	
	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.01	0.17	
I _{GSS}	Gate-to-Source Forward Leakage#	$V_{GS} = 5 \text{ V}, T_J = 125^{\circ}\text{C}$		0.07	3.4	mA
	Gate-to-Source Reverse Leakage	V _{GS} = -4 V		0.03	0.33	
V _{GS(TH)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 3 \text{ mA}$	0.8	1.4	2.5	V
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}, I_D = 10 \text{ A}$		7	10.5	mΩ
V_{SD}	Source-Drain Forward Voltage#	$I_S = 0.5 A, V_{GS} = 0 V$		2.0		V

Defined by design. Not subject to production test.



Die Size: 2.15 x 1.25 mm

EPC2044 eGaN® FETs are supplied only in passivated die form with copper pillars.

Applications

- 48 V servers
- · Lidar/pulsed power
- Isolated power supplies
- · Point of load converters
- · Class-D audio
- · LED lighting
- Low inductance
- · Motor drive

Benefits

- Higher switching frequency lower switching losses and lower drive
- Higher Efficiency lower conduction and switching losses, zero reverse recovery losses
- Ultra small footprint higher power density

Scan OR code or click link below for more information including reliability reports, device models, demo boards!



https://l.ead.me/EPC2044

	Dynamic Characteristics# (T _J = 25°C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{ISS}	Input Capacitance			503	664	
C_{RSS}	Reverse Transfer Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		1.8		
Coss	Output Capacitance			196	294	pF
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	V -0+0 F0 V V -0 V		247		
$C_{OSS(TR)}$	Effective Output Capacitance, Energy Related (Note 3)	$V_{DS} = 0 \text{ to } 50 \text{ V}, V_{GS} = 0 \text{ V}$		318		
R_{G}	Gate Resistance			0.5		Ω
Q_{G}	Total Gate Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 10 \text{ A}$		4.3	5.5	
Q_GS	Gate-to-Source Charge			1.3		
Q_{GD}	Gate-to-Drain Charge	$V_{DS} = 50 \text{ V}, I_D = 10 \text{ A}$		0.5		C
$Q_{G(TH)}$	Gate Charge at Threshold			1.0		nC
Q _{OSS}	Output Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		15	23	
Q_{RR}	Source-Drain Recovery Charge			0		

All measurements were done with substrate connected to source.

Figure 1: Typical Output Characteristics at 25 °C




Figure 2: Typical Transfer Characteristics




Figure 3: Typical $R_{DS(on)}$ vs. V_{GS} for Various Drain Currents






Figure 4: Typical R_{DS(on)} vs. V_{GS} for Various Temperatures



[#] Defined by design. Not subject to production test.

Note 2: $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS} .

Note 3: $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}.



 $C_{RSS} = C_{GD}$

100

75

Figure 5b: Typical Capacitance (Log Scale)




Figure 6: Typical Output Charge and C_{OSS} Stored Energy

50

V_{DS} – Drain-to-Source Voltage (V)

25




Figure 7: Typical Gate Charge




Figure 8: Typical Reverse Drain-Source Characteristics





Figure 9: Typical Normalized On-State Resistance vs. Temp.



Note: Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.

1.3 **Normalized Threshold Voltage** 1.2 1.1 1.0 0.9 0.8 $I_D = 3 \text{ mA}$ 0.7

Figure 10: Typical Normalized Threshold Voltage vs. Temp.

Figure 11: Typical Transient Thermal Response Curves

0.6

0

25

50


75

T_J – Junction Temperature (°C)

100

125

150








Figure 12: Safe Operating Area





(Note 2) 3.50 3.45 3.55 d 4.00 3.90 4.10 4.00 3.90 4.10 f (Note 2) 2.00 1.95 2.05 1.50 1.50 1.60

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/ JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

DIE MARKINGS 2044 YYYY Die orientation dot


Gate Pad bump is	,
under this corner	-


Dout	Laser Markings			
Part Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3	
EPC2044	2044	YYYY	ZZZZ	

ZZZZ

DIE OUTLINE

Solder Bar View





DIM	MICROMETERS			
DIM	MIN	Nominal	MAX	
A	2120	2150	2180	
В	1220	1250	1280	
c		400		
d	180	200	220	
e	209	225		
f	259	275		


Pad A1 is Gate;

Pads B1, C1, A3, B3, C3, A5, B5, C5 are Source; Pads A2, B2, C2, A4, B4, C4 are Drain.

Side View

RECOMMENDED LAND PATTERN

(measurements in µm)



The land pattern is solder mask defined.


Pad A1 is Gate;

Pads B1, C1, A3, B3, C3, A5, B5, C5 are Source; Pads A2, B2, C2, A4, B4, C4 are Drain.

Solder mask (for solder mask defined pads)

RECOMMENDED STENCIL DRAWING

(units in μ m)



Recommended stencil should be 4 mil (100 µm) thick, must be laser cut, opening per drawing. The corner has a radius of R60.

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Note: Cu pillar dies are not intended for mounting on a PCB, they are intended for use in a package. Terms of die usage: The die represented by this data sheet are intended for initial evaluation for integration to buyer defined package. EPC does not guarantee reliability in the buyer specific package. To ensure reliability, the die may need redesign to be optimized to buyers specific package. NRE may apply.

Solder mask defined pads are recommended for best reliability.




Figure 13: Solder mask defined versus non-solder mask defined pad




Figure 14: Effect of solder mask design on the solder ball symmetry

- Assembly resources https://epc-co.com/epc/Portals/0/epc/documents/product-training/Appnote_GaNassembly.pdf
- Library of Altium footprints for production FETs and ICs https://epc-co.com/epc/documents/altium-files/EPC%20Altium%20Library.zip (for preliminary device Altium footprints, contact EPC)

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

 $eGaN^{\circ}$ is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing https://epc-co.com/epc/about-epc/patents

Information subject to change without notice.