XP15NA9R3CXT


Halogen-Free Product



POWER MOSFET



- ▼ 100% R_g & UIS Test
- **▼** Simple Drive Requirement
- **▼** Low On-resistance
- **▼** RoHS Compliant & Halogen-Free



BV _{DSS}	150V
R _{DS(ON)}	9.3m Ω

Description

XP15NA9R3C series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The PMPAK $^{\otimes}$ 5x6X package is special for DC-DC converters application and the foot print is compatible with SO-8 with backside heat sink and lower profile.



Absolute Maximum Ratings@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	150	V
V_{GS}	Gate-Source Voltage	<u>+</u> 20	V
I _D @T _C =25°ℂ	Drain Current, V _{GS} @ 10V	96	Α
I _D @T _C =100°C	Drain Current, V _{GS} @ 10V	68	Α
I _D @T _A =25°C	Drain Current, V _{GS} @ 10V ³	16.1	Α
I _D @T _A =70°C	Drain Current, V _{GS} @ 10V ³	13.4	Α
I _{DM}	Pulsed Drain Current ¹	300	А
$P_D@T_C=25^{\circ}C$	Total Power Dissipation	214.2	W
P _D @T _A =25°C	Total Power Dissipation ³	6	W
E _{AS}	Single Pulse Avalanche Energy ⁴	288	mJ
T _{STG}	Storage Temperature Range	-55 to 175	$^{\circ}\!\mathbb{C}$
T_J	Operating Junction Temperature Range	-55 to 175	$^{\circ}\!\mathbb{C}$

Thermal Data

Symbol	Parameter	Value	Unit
Rthj-c	Maximum Thermal Resistance, Junction-case	0.7	°C/W
Rthj-a	Maximum Thermal Resistance, Junction-ambient ³	25	%C\M



Electrical Characteristics@T_i=25°C(unless otherwise specified)

	, ,	<u> </u>				
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V_{GS} =0V, I_D =250uA	150	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =20A	-	-	9.3	$m\Omega$
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250uA$	2	-	4	V
g _{fs}	Forward Transconductance	V_{DS} =5V, I_{D} =20A	-	55	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =120V, V _{GS} =0V	-	-	25	uA
I _{GSS}	Gate-Source Leakage	V _{GS} = <u>+</u> 20V, V _{DS} =0V	-	-	<u>+</u> 0.1	uA
Q_g	Total Gate Charge ⁵	I _D =20A	-	68	109	nC
Q_{gs}	Gate-Source Charge ⁵	V _{DS} =75V	-	17	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge ⁵	V _{GS} =10V	-	22	-	nC
t _{d(on)}	Turn-on Delay Time ⁵	V _{DS} =75V	-	18	-	ns
t _r	Rise Time ⁵	I _D =20A	-	46	-	ns
t _{d(off)}	Turn-off Delay Time ⁵	$R_{G}=1.6\Omega$	-	37	-	ns
t _f	Fall Time ⁵	V _{GS} =10V	-	9	-	ns
C _{iss}	Input Capacitance ⁵	V _{GS} =0V	-	3300	5280	pF
C _{oss}	Output Capacitance ⁵	V _{DS} =75V	-	290	-	pF
C _{rss}	Reverse Transfer Capacitance ⁵	f=1.0MHz	-	25	-	pF
R_g	Gate Resistance	f=1.0MHz	-	0.7	1.4	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V_{SD}	Forward On Voltage ²	I _S =20A, V _{GS} =0V	•	ı	1.3	V
t _{rr}	Reverse Recovery Time ⁵	I _S =20A, V _{GS} =0V,	1	71	-	ns
Q _{rr}	Reverse Recovery Charge ⁵	dl/dt=100A/µs	-	210	-	nC

Notes:

- 1. Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3. Surface mounted on 1 in² copper pad of FR4 board, t ≤10sec; 60°C/W at steady state.
- 4.Starting T_i =25°C , V_{DD} =50V , L=1mH , R_G =25 Ω , V_{GS} =10V
- 5. Guaranteed by design.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.






Fig 1. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 5. Forward Characteristic of Reverse Diode




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 6. Gate Threshold Voltage v.s. Junction Temperature

f=1.0MHz







Fig 7. Gate Charge Characteristics






Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Drain Current v.s. Case **Temperature**




Fig 12. Transfer Characteristics







Fig 13. Typ. Drain-Source on State Resistance



 $\label{eq:bydef} \textbf{Fig 15. Normalized BV}_{DSS} \ \ \textbf{v.s. Junction} \\ \textbf{Temperature}$





Fig 14. Total Power Dissipation




MARKING INFORMATION




WW: Week SSS: Sequence



Package Outline: PMPAK 5x6X



BACKSIDE VIEW



SYMBOLS	Millimeters			
	MIN	NOM	MAX	
A	0.95	1.10	1.20	
b	0.30	0.40	0.51	
С	0.15	0.25	0.35	
D1	4.90	5.20	5.40	
D2	3.70	4.10	4.25	
Е	5.95	6.15	6.35	
E1 (Ref.)	5.66	5.86	6.10	
E2 (Ref.)	3.52	3.72	3.92	
e	1.27BSC			
Н	0.40	0.50	0.71	
L	0.30	0.60	0.71	
L1	0.03	_	0.22	
α(Ref.)	0 °	-	12 °	

- 1.All dimension are in millimeters.
- 2.Dimension does not include burrs and mold flash/protrusions.
- 3. The outline schematic is not to scale and slightly different from the actual product appearance.

Draw No. M1-XT-8-EFTI-G-v02



PMPAK 5x6X FOOTPRINT:

