

## **MOSFET**

# OptiMOS<sup>™</sup>3 Power-Transistor, 120 V

#### **Features**


- N-channel, normal level
- Very low on-resistance R<sub>DS(on)</sub>
- Excellent gate charge x R<sub>DS(on)</sub> product (FOM)
   100% avalanche tested
- Optimized for motor drives and battery powered applications.
- Optimized for top side cooling.
- Ideal for battery management switch application
  Superior thermal performance.
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21




Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters** 

Parameter	Value	Unit
$V_{ extsf{DS}}$	120	V
$R_{ extsf{DS(on)}, ext{max}}$	3	mΩ
I <sub>D</sub>	238	A
Qoss	182	nC
Q <sub>G</sub> (0V10V)	158	nC











Type / Ordering Code	Package	Marking	Related Links
IPTC030N12NM3	PG-HDSOP-16	3N12030	-

# OptiMOS<sup>TM</sup>3 Power-Transistor, 120 V IPTC030N12NM3



## **Table of Contents**

escription1
aximum ratings
nermal characteristics
ectrical characteristics 4
ectrical characteristics diagrams
ackage Outlines
evision History
ademarks 13
sclaimer

## OptiMOS<sup>™</sup>3 Power-Transistor, 120 V IPTC030N12NM3



# 1 Maximum ratings at $T_A$ =25 °C, unless otherwise specified

Table 2 **Maximum ratings** 

Danamatan.	Cumb al		Value	l lmi4	Note / Test Condition	
Parameter	Symbol	Min. Typ.		Max.		
Continuous drain current <sup>1)</sup>	I <sub>D</sub>	- - -	- - -	238 169 24	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm THJA}$ =40 °C/W <sup>2)</sup>
Pulsed drain current <sup>3)</sup>	I <sub>D,pulse</sub>	-	-	954	Α	<i>T</i> <sub>A</sub> =25 °C
Avalanche energy, single pulse <sup>4)</sup>	<b>E</b> AS	-	-	900	mJ	$I_{\rm D}$ =100 A, $R_{\rm GS}$ =25 $\Omega$
Gate source voltage	V <sub>GS</sub>	-20	-	20	V	-
Power dissipation	P <sub>tot</sub>	-	-	375 3.8	W	T <sub>C</sub> =25 °C T <sub>A</sub> =25 °C, R <sub>THJA</sub> =40 °C/W <sup>2</sup> )
Operating and storage temperature	T <sub>j</sub> , T <sub>stg</sub>	-55	-	175	°C	-

#### 2 Thermal characteristics

Table 3 Thermal characteristics

Davamatav	Values				11:4	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Thermal resistance, junction - case, bottom	R <sub>thJC</sub>	-	0.2	0.4	°C/W	-	
Thermal characterization parameter, junction - lead, (Pin 1-7) <sup>2)</sup>	$\Psi_{ exttt{JL}}$	-	9	-	°C/W	-	
Thermal characterization parameter, junction - lead, (Pin 9-16) <sup>2)</sup>	$\Psi_{ exttt{JL}}$	-	3	-	°C/W	-	
Thermal resistance, junction - ambient, 6 cm² cooling area <sup>5)</sup>	R <sub>thJA</sub>	_	_	40	°C/W	-	

<sup>1)</sup> Rating refer to the product only with data sheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual

environment conditions.

2)  $\Psi_{JL}$  is a temperature characterization parameter according to JESD51-12 referring to the temperature difference between junction and leads in the case of natural convection. It can be used to estimate the component junction temperature in the application by measuring the temperature at the leads in the stated application environment.

<sup>&</sup>lt;sup>3)</sup> See Diagram 3 for more detailed information 4) See Diagram 13 for more detailed information

<sup>&</sup>lt;sup>5)</sup> Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 µm thick) copper area for drainconnection. PCB is vertical in still air

# OptiMOS<sup>™</sup>3 Power-Transistor, 120 V IPTC030N12NM3



# 3 Electrical characteristics at $T_j$ =25 °C, unless otherwise specified

Table 4 **Static characteristics** 

Parameter	0	Values				
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	120	-	-	V	V <sub>GS</sub> =0 V, I <sub>D</sub> =1 mA
Gate threshold voltage	V <sub>GS(th)</sub>	2	3	4	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =270 μA
Zero gate voltage drain current	I <sub>DSS</sub>	-	0.1 10	1 100	μΑ	V <sub>DS</sub> =100 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =25 °C V <sub>DS</sub> =100 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =125 °C
Gate-source leakage current	I <sub>GSS</sub>	-	10	100	nA	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V
Drain-source on-state resistance	R <sub>DS(on)</sub>	-	2.6	3.0	mΩ	V <sub>GS</sub> =10 V, I <sub>D</sub> =100 A
Gate resistance <sup>1)</sup>	R <sub>G</sub>	-	1.3	-	Ω	-
Transconductance	<b>g</b> fs	-	180	-	S	$ V_{DS}  \ge 2 I_D R_{DS(on)max}, I_D = 100 A$

Table 5 **Dynamic characteristics** 

Doromotor	Cymphal	Values			1124	N
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance <sup>1)</sup>	C <sub>iss</sub>	-	10000	13650	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =60 V, f=1 MHz
Output capacitance <sup>1)</sup>	Coss	-	1300	1700	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =60 V, f=1 MHz
Reverse transfer capacitance <sup>1)</sup>	C <sub>rss</sub>	-	61	-	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =60 V, f=1 MHz
Turn-on delay time	$t_{ m d(on)}$	-	24	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Rise time	t <sub>r</sub>	-	20	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Turn-off delay time	$t_{ m d(off)}$	-	56	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Fall time	t <sub>f</sub>	-	23	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$

Table 6 Gate charge characteristics<sup>2)</sup>

Parameter	Values				11	Note / Took Condition
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q <sub>gs</sub>	-	52	-	nC	$V_{\rm DD}$ =60 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate charge at threshold	Q <sub>g(th)</sub>	-	31	-	nC	$V_{\rm DD}$ =60 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge <sup>1)</sup>	$Q_{ m gd}$	-	37	56	nC	$V_{\rm DD}$ =60 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Switching charge	Q <sub>sw</sub>	-	58	-	nC	$V_{\rm DD}$ =60 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total <sup>1)</sup>	<b>Q</b> g	-	158	237	nC	V <sub>DD</sub> =60 V, I <sub>D</sub> =100 A, V <sub>GS</sub> =0 to 10 V
Gate plateau voltage	V <sub>plateau</sub>	-	5.0	-	V	$V_{\rm DD}$ =60 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Output charge <sup>1)</sup>	Qoss	-	182	242	-	V <sub>DS</sub> =60 V, V <sub>GS</sub> =0 V

 $<sup>^{1)}</sup>$  Defined by design. Not subject to production test.  $^{2)}$  See "Gate charge waveforms" for parameter definition

# OptiMOS<sup>TM</sup>3 Power-Transistor, 120 V IPTC030N12NM3





### Table 7 Reverse diode

Parameter	Cumbal		Values			Note / Took Condition
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continuous forward current	Is	-	-	238	Α	<i>T</i> <sub>C</sub> =25 °C
Diode pulse current	I <sub>S,pulse</sub>	-	-	954	Α	<i>T</i> <sub>C</sub> =25 °C
Diode forward voltage	V <sub>SD</sub>	-	0.90	1.2	V	V <sub>GS</sub> =0 V, I <sub>F</sub> =100 A, T <sub>j</sub> =25 °C
Reverse recovery time <sup>1)</sup>	t <sub>rr</sub>	-	85	170	ns	V <sub>R</sub> =60 V, I <sub>F</sub> =100 A, d <i>i</i> <sub>F</sub> /d <i>t</i> =100 A/μs
Reverse recovery charge <sup>1)</sup>	Qrr	-	225	450	nC	V <sub>R</sub> =60 V, I <sub>F</sub> =100 A, di <sub>F</sub> /dt=100 A/μs





# 4 Electrical characteristics diagrams






























# 5 Package Outlines



PACKAGE - GROUP NUMBER:	PG-HDSOP-16-U0					
REVISION: 01	DATE:	18.12.2020				
DIMENSIONS	MILLIM	ETERS				
DIVIENSIONS	MIN.	MAX.				
Α	2.25	2.35				
A1	0.01	0.16				
b	0.60	0.80				
С	0.40	0.60				
D	9.70	10.10				
D1	8.20	8.40				
E	14.80	15.20				
E1	10.00	10.30				
E2	5.57	5.77				
е	1.20					
e1	8.	40				
L	1.40	1.60				
P	2.90	3.10				

Figure 1 Outline PG-HDSOP-16, dimensions in mm







Figure 2 Outline Footprint (PG-HDSOP-16), dimensions in mm





All dimensions are in units mm

The drawing is in compliance with ISO 128-30, Projection Method 1 [

Figure 3 Outline Tape (PG-HDSOP-16), dimensions in mm

## OptiMOS<sup>TM</sup>3 Power-Transistor, 120 V IPTC030N12NM3



### **Revision History**

IPTC030N12NM3

Revision: 2022-08-25, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)	
2.0	2022-08-25	Release of final version	

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2022 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.