

# **AOB414**

# N-Channel SDMOS<sup>™</sup> Power Transistor

### **General Description**

The AOB414/L is fabricated with SDMOS<sup>TM</sup> trench technology that combines excellent  $R_{\mathrm{DS(ON)}}$  with low gate charge. The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications. AOB414 and AOB414L are electrically identical.


-RoHS Compliant


### **Product Summary**

 $\begin{array}{ll} V_{DS} & 100V \\ I_{D} \; (at \, V_{GS} \! = \! 10V) & 51A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10V) & < 25 m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 7V) & < 31 m\Omega \end{array}$ 

100% UIS Tested 100%  $R_g$  Tested







Absolute Maximum	Ratings T <sub>A</sub> =25℃ unles	s otherwise noted			
Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	100	V	
Gate-Source Voltage		V <sub>GS</sub>	±25	V	
Continuous Drain	T <sub>C</sub> =25℃		51		
Current <sup>G</sup>	T <sub>C</sub> =100℃	ID ID	36	A	
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	100		
Continuous Drain	T <sub>A</sub> =25℃		6.6	۸	
Current	T <sub>A</sub> =70℃	IDSM	5.3	A	
Avalanche Current <sup>C</sup>		I <sub>AR</sub>	28	Α	
Repetitive avalanche energy L=0.1mH <sup>C</sup>		E <sub>AR</sub>	39	mJ	
	T <sub>C</sub> =25℃	P <sub>D</sub>	150	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100℃	r <sub>D</sub>	75	VV	
	T <sub>A</sub> =25℃	В	2.5	W	
Power Dissipation <sup>A</sup>	T <sub>A</sub> =70℃	P <sub>DSM</sub>	1.6	VV	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 175	C	

Thermal Characteristics								
Parameter	Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s Steady-State R <sub>θJA</sub>		11	14	°C/W			
Maximum Junction-to-Ambient AD			40	50	°C/W			
Maximum Junction-to-Case Steady		$R_{\theta JC}$	0.7	1	€/M			



#### Electrical Characteristics (T<sub>J</sub>=25℃ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC F	PARAMETERS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D=250\mu A, V_{GS}=0V$	100			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V			10	μА
		T <sub>J</sub> =55℃			50	μΑ
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ = ±25V			100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_D=250\mu A$	2	3.3	4	V
I <sub>D(ON)</sub>	On state drain current	$V_{GS}$ =10V, $V_{DS}$ =5V	100			Α
		V <sub>GS</sub> =10V, I <sub>D</sub> =20A		20.5	25	mΩ
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	T <sub>J</sub> =125℃		36	43	11152
		$V_{GS}$ =7V, $I_D$ =15A		25	31	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_{D}$ =20A		37		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V		0.66	1	V
I <sub>S</sub>	Maximum Body-Diode Continuous Curre			40	Α	
DYNAMIC	PARAMETERS					
C <sub>iss</sub>	Input Capacitance		1400	1770	2200	pF
C <sub>oss</sub>	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =50V, f=1MHz	115	165	214	pF
$C_{rss}$	Reverse Transfer Capacitance		33	55	80	pF
$R_g$	Gate resistance	$V_{GS}$ =0V, $V_{DS}$ =0V, f=1MHz	0.3	0.65	1.0	Ω
SWITCHI	NG PARAMETERS					
Q <sub>g</sub> (10V)	Total Gate Charge		14	28	42	nC
$Q_{gs}$	Gate Source Charge	$V_{GS}$ =10V, $V_{DS}$ =50V, $I_{D}$ =20A	4	9	14	nC
$Q_{gd}$	Gate Drain Charge		6	10	14	nC
t <sub>D(on)</sub>	Turn-On DelayTime			12		ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =50V, $R_L$ =2.5 $\Omega$ ,		4		ns
t <sub>D(off)</sub>	Turn-Off DelayTime	$R_{GEN}=3\Omega$		17		ns
t <sub>f</sub>	Turn-Off Fall Time			5		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, dI/dt=100A/μs	20	29	37	ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, dI/dt=100A/μs	25	36	47	nC
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, dI/dt=500A/μs	12	20	26	ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, dI/dt=500A/μs	60	82	110	nC

A. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25° C. The Power dissipation  $P_{DSM}$  is based on  $R_{\theta JA}$  and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}$ =175° C. Ratings are based on low frequency and duty cycles to keep initial  $T_J$ =25° C.


D. The  $R_{\theta JA}$  is the sum of the thermal impedence from junction to case  $R_{\theta JC}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=175° C. The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.












Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)












I<sub>S</sub> (A)
Figure 17: Diode Reverse Recovery Charge and Peak
Current vs. Conduction Current



I<sub>S</sub> (A)
Figure 18: Diode Reverse Recovery Time and
Softness Factor vs. Conduction Current




di/dt (Α/μs) Figure 19: Diode Reverse Recovery Charge and Peak Current vs. di/dt




Softness Factor vs. di/dt





# Gate Charge Test Circuit & Waveform







# Resistive Switching Test Circuit & Waveforms





## Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





## Diode Recovery Test Circuit & Waveforms

