

MOSFET

OptiMOS[™]-T2 Power Transistor, 40 V

Features


- · Dual N-channel, normal level
- Fast switching MOSFETs
 Optimized technology for drives applications
 Superior thermal resistance
- · 100% avalanche tested
- Pb-free plating; RoHS compliant
 Halogen-free according to IEC61249-2-21


Product Validation

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22

Table 1 **Kev Performance Parameters**

Parameter	Value	Unit
V _{DS}	40	V
R _{DS(on),max}	7.6	mΩ
I _D	20	A











Type / Ordering Code	Package	Marking	Related Links
BSC076N04ND	SSO8 dual (TDSON-8-4)	076N04ND	-

OptiMOSTM-T2 Power Transistor, 40 V BSC076N04ND



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	10
Revision History	11
Trademarks1	11
Disclaimer	11

OptiMOS[™]-T2 Power Transistor, 40 V BSC076N04ND



1 Maximum ratings at T_A =25 °C, unless otherwise specified, one transistor active

Table 2 Maximum ratings

Davamatav	0	Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current	I _D	-	-	20	Α	V _{GS} =10 V, T _C =25 °C
Pulsed drain current ¹⁾	I _{D,pulse}	-	-	80	Α	<i>T</i> _A =25 °C
Avalanche energy, single pulse ²⁾	E AS	-	-	87	mJ	$I_{\rm D}$ =10 A, $R_{\rm GS}$ =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	65 2.3	W	T _C =25 °C T _A =25 °C, R _{THJA} =65 °C/W ³⁾
Operating and storage temperature	$T_{\rm j},~T_{\rm stg}$	-55	-	175	°C	IEC climatic category; DIN IEC 68-1 55/175/56

2 Thermal characteristics

Table 3 **Thermal characteristics**

Doromotor	Symbol	Values			l lmi4	Note / Test Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Thermal resistance, junction - case, bottom	R _{thJC}	-	-	2.3	°C/W	-
Device on PCB, 6 cm² cooling area ³⁾	R _{thJA}	-	-	60	°C/W	-
Device on PCB, minimal footprint ⁴⁾	R _{thJA}	-	-	100	°C/W	-

See Diagram 3 for more detailed information
 See Diagram 13 for more detailed information
 Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.

4) device mounted on a minimum pad (one layer, 70 µm thick)

OptiMOS[™]-T2 Power Transistor, 40 V BSC076N04ND



3 Electrical characteristics

at T_j=25 °C, unless otherwise specified

Table 4 Static characteristics

Danamatan	Cymphal		Values			Nata / Tant Can dition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	40	-	-	V	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =1 mA
Gate threshold voltage	V _{GS(th)}	2.0	3.0	4.0	V	$V_{\rm DS}$ = $V_{\rm GS}$, $I_{\rm D}$ =30 $\mu {\rm A}$
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =40 V, V _{GS} =0 V, T _j =25 °C V _{DS} =40 V, V _{GS} =0 V, T _j =125 °C
Gate-source leakage current	I _{GSS}	-	-	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	7.0	7.6	mΩ	V _{GS} =10 V, I _D =17 A

Table 5 Dynamic characteristics

Danamatan	O. mala a l		Values	S		N
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance ¹⁾	C _{iss}	-	2270	2950	pF	V _{GS} =0 V, V _{DS} =20 V, f=1 MHz
Output capacitance ¹⁾	Coss	-	670	870	pF	V _{GS} =0 V, V _{DS} =20 V, f=1 MHz
Reverse transfer capacitance ¹⁾	C _{rss}	-	24	48	pF	V _{GS} =0 V, V _{DS} =20 V, f=1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	13	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =11 Ω
Rise time	t _r	-	4	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =11 Ω
Turn-off delay time	$t_{ m d(off)}$	-	22	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =11 Ω
Fall time	t _f	-	7	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =11 Ω

Table 6 Gate charge characteristics²⁾

Danamatan	Cymph ol		Values			Nata / Tast Canditian
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q_{gs}	-	12	16	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge	$Q_{ m gd}$	-	4	7	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total ¹⁾	Qg	-	28	38	nC	V _{DD} =20 V, I _D =20 A, V _{GS} =0 to 10 V
Gate plateau voltage	V _{plateau}	-	5.2	-	V	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOS[™]-T2 Power Transistor, 40 V BSC076N04ND





Table 7 Reverse diode

Douglaston	C: mah al		Values			Nata (Tant Oan dition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continuous forward current	Is	-	-	20	Α	T _C =25 °C
Diode pulse current	I _{S,pulse}	-	-	80	Α	T _C =25 °C
Diode forward voltage	V _{SD}	-	0.9	1.1	V	V _{GS} =0 V, I _F =17 A, T _j =25 °C
Reverse recovery time ¹⁾	<i>t</i> _{rr}	-	35	-	ns	V _R =15 V, I _F =9 A, di _F /dt=100 A/μs
Reverse recovery charge ¹⁾ Q _{rr}		-	35	-	nC	V _R =15 V, I _F =9 A, di _F /dt=100 A/μs





4 Electrical characteristics diagrams






























5 Package Outlines



1) EXCLUDE MOLD FLASH

2) REMOVAL ON MOLD GATE, INTRUSION 0.1 mm PROTRUSION 0.1 mm

ALL METAL SURFACES ARE PLATED EXCEPT AREA OF CUT

DIMENSIONS	MILLIM	ETERS				
DIMENSIONS	MIN.	MAX.				
Α	0.90	1.10				
A1	0.15	0.35				
b	0.34	0.54				
b1	0.02	0.22				
D	4.95	5.35				
D1	4.20	4.40				
D2	0.50	0.70				
E	5.95	6.35				
E1	5.70	6.10				
E2	4.075	4.275				
E3	4.035	4.235				
E4	0.15	0.35				
е	1.27					
L	0.45	0.65				
M	0.45	0.65				
Θ	8.5° 11.5°					
aaa	0.05					
ddd	0.	10				

DOCUMENT NO. Z8B00189767				
REVISION 01				
SCALE 5:1				
0 1 2 3 4mm				
EUROPEAN PROJECTION				
ISSUE DATE 31.07.2018				

MOLD FLASH ALONG

SIDE OF LEADS

Figure 1 Outline SSO8 dual (TDSON-8-4), dimensions in mm

OptiMOS[™]-T2 Power Transistor, 40 V BSC076N04ND



Revision History

BSC076N04ND

Revision: 2018-12-11, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2018-12-11	Release of final version

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2018 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.