STD25NF20



Automotive-grade N-channel 200 V, 0.10 Ω typ., 18 A STripFET™ Power MOSFET in a DPAK package

Datasheet - production data





Figure 1. Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max	I _D	P _{TOT}
STD25NF20	200 V	0.125 Ω	18 A	110 W

- Designed for automotive applications and AEC-Q101 qualified
- Extremely low gate charge
- · Exceptional dv/dt capability
- Low gate input resistance
- 100% avalanche tested

Applications

· Switching applications

Description

This N-channel enhancement mode Power MOSFET benefits from the latest refinement of STMicroelectronics' unique "single feature size" strip-based process, which decreases the critical alignment steps to offer exceptional manufacturing reproducibility. The result is a transistor with extremely high packing density for low on-resistance, rugged avalanche characteristics and low gate charge.

Table 1. Device summary

Order code	Marking	Package	Packing	
STD25NF20	25NF20	DPAK	Tape and reel	

Contents STD25NF20

Contents

1	Electrical ratings
2	Electrical characteristics
	2.1 Electrical characteristics (curves)
3	Test circuits
4	Package information
	4.1 DPAK (TO-252) package information
	4.2 Packing information
5	Revision history

STD25NF20 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	200	V	
V _{GS}	V _{GS} Gate-source voltage]	
	Drain current (continuous) at T _C = 25 °C	18	۸	
l _D	Drain current (continuous) at T _C = 100 °C	11	A	
I _{DM} ⁽¹⁾	Drain current (pulsed)	72	Α	
P _{TOT}	Total dissipation at T _C = 25 °C	110	W	
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns	
T _{stg}	Storage temperature	-55 to 175	°C	
Tj	Operating junction temperature	-33 to 173		

^{1.} Pulse width limited by safe operating area.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.38	°C/W
R _{thj-pcb}	Thermal resistance junction-pcb	50 ⁽¹⁾	C/VV

^{1.} When mounted on 1 inch² FR-4, 2 Oz copper board

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	18	А
E _{AS}	Single pulse avalanche energy (starting T_j =25°C, I_D = I_{AR} ; V_{DD} =50 V)	110	mJ

^{2.} $I_{SD} \leq$ 18 A, di/dt \leq 200 A/ μ s; $V_{DS \; peak} < V_{(BR)DSS}, V_{DD} =$ 80% $V_{(BR)DSS}$.

Electrical characteristics STD25NF20

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 5. Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	200			V
1	Zero gate voltage	V _{DS} = 200 V			1	μA
I _{DSS}	drain current (V _{GS} = 0)	V _{DS} = 200 V, T _C =125 °C			50	μA
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 10 A		0.10	0.125	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	940		pF
C _{oss}	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$	-	197		pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0$	-	30		pF
Qg	Total gate charge	V _{DD} = 160 V, I _D = 20 A,	-	28	39	nC
Q_{gs}	Gate-source charge	V _{GS} = 10 V	-	5.6		nC
Q _{gd}	Gate-drain charge	(see Figure 13)	-	14.5		nC

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _d (on)	Turn-on delay time		-	15	-	ns
t _r (v)	Voltage rise time	$V_{DD} = 100 \text{ V}, I_{D} = 10 \text{ A},$	-	30	-	ns
t _d (off)	Turn-off-delay time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see <i>Figure 14</i> and <i>Figure 17</i>)	-	40	-	ns
t _f (i)	Fall time		-	10	-	ns



Table 8. Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		18	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		72	Α
V _{SD} (2)	Forward on voltage	I _{SD} = 20 A, V _{GS} = 0	-		1.6	V
t _{rr}	Reverse recovery time		-	155		ns
Q _{rr}	Reverse recovery charge	I _{SD} = 20 A, di/dt = 100 A/μs V _{DD} = 50 V (see <i>Figure 17</i>)	-	775		nC
I _{RRM}	Reverse recovery current	TOD = 33 T (333 Tigal 2 TT)	-	10		Α
t _{rr}	Reverse recovery time	I _{SD} = 20 A, di/dt = 100 A/μs	-	183		ns
Q _{rr}	Reverse recovery charge	$V_{DD} = 50 \text{ V}, T_j = 150 ^{\circ}\text{C}$	-	1061		nC
I _{RRM}	Reverse recovery current	(see Figure 17)	-	11.6		Α


^{1.} Pulse width limited by safe operating area.


^{2.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%


Electrical characteristics STD25NF20


2.1 Electrical characteristics (curves)























Figure 10. Normalized gate threshold voltage vs temperature VGS(th) (norm) 1.10 1.00 0.90 0.80 0.70 0.60 0.50 -50 0 50 100 150 T_J(°C)




Test circuits STD25NF20

Test circuits 3







ODV

 $1k\Omega$

VG O

STD25NF20 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.



Package information STD25NF20

4.1 DPAK (TO-252) package information

Ε THERMAL PAD c2 E1 L2 A 1 <u>b(</u>2x) R С SEATING PLANE *V2* 0,25 0068772_type-A2_rev19

Figure 18. DPAK (TO-252) type A2 package outline

577

STD25NF20 Package information

Table 9. DPAK (TO-252) type A2 mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
Е	6.40		6.60
E1	5.10	5.20	5.30
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

Package information STD25NF20




Figure 19. DPAK (TO-252) recommended footprint (a)

a. All dimensions are in millimeters

4.2 Packing information

Top cover tolerance on tape +/- 0.2 mm

Top cover tolerance on tape +/- 0.2 mm

For machine ref. only including draft and radii concentric around B0

User direction of feed

User direction of feed

AM08852v1

Figure 20. Tape outline for DPAK (TO-252)

Package information STD25NF20




Figure 21. Reel outline for DPAK (TO-252)

Table 10. DPAK (TO-252) tape and reel mechanical data

	Таре			Reel		
Dim.	mm		Dim.	mm		
Dilli.	Min.	Max.		Min.	Max.	
A0	6.8	7	А		330	
В0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
Е	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1		Base qty.	2500	
P1	7.9	8.1		Bulk qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

STD25NF20 Revision history

5 Revision history

Table 11. Document revision history

Date	Revision	Changes
12-Mar-2013	1	First release.
03-Sep-2013	2	 Modified: title and Features in cover page Modified: Figure 12, 13, 14 and 15 Minor text changes
27-May-2015	3	Text and formatting changes throughout document. In Section 1: Electrical ratings: - updated Table 2 and Table 3 In Section 1: Electrical ratings: - updated Table 8 In Section 2.1: Electrical characteristics (curves): - updated Figure 4 and Figure 5 Updated Section 4: Package information

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved