

OptiMOS™-5 Power-Transistor









Features

- OptiMOS™ power MOSFET for automotive applications
- N-channel Enhancement mode Normal Level
- Extended qualification beyond AEC-Q101
- Enhanced electrical testing
- Robust design
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- Green product (RoHS compliant)
- 100% Avalanche tested

Product Summary

V_{DS}	80	٧
R _{DS(on)}	1.1	mΩ
I _D	300	Α





Туре	Package	Marking
IAUS300N08S5N011	PG-HSOG-8-1	A08S5N11

Maximum ratings, at T_j =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	I _D	V _{GS} =10 V, Chip limitation ^{1,2)}	410	А
		V _{GS} =10V, DC current ³⁾	300	
		T_a =85 °C, V_{GS} =10 V, R_{thJA} on 2s2p ^{2,4)}	52	
Pulsed drain current ²⁾	I _{D,pulse}	$T_{\rm C}$ =25 °C, $t_{\rm p}$ = 100 µs	1505	
Avalanche energy, single pulse ²⁾	E _{AS}	I _D =150 A	817	mJ
Avalanche current, single pulse	IAS	-	300	А
Gate source voltage	V _{GS}	-	±20	V
Power dissipation	P tot	T _C =25 °C	375	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$	-	-55 +175	°C
IEC climatic category; DIN IEC 68-1	-	-	55/175/56	



Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Thermal characteristics ²⁾						
Thermal resistance, junction - case	R _{thJC}		-	-	0.4	K/W
Thermal resistance, junction - ambient ⁴⁾	R _{thJA}		-	14.8	-	

Electrical characteristics, at $T_{\rm j}$ =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	V _{(BR)DSS}	V _{GS} =0 V, I _D =1 mA	80	-	-	V
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =275 μA	2.2	3	3.8	
Zero gate voltage drain current	I _{DSS}	V _{DS} =80 V, V _{GS} =0 V, T _j =25 °C	-	0.1	1	μA
		$V_{\rm DS}$ =50 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =85 °C ²⁾	-	1	20	
Gate-source leakage current	I _{GSS}	V _{GS} =20 V, V _{DS} =0 V	-	-	100	nA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =6 V, I _D =75 A	-	1.3	1.7	mΩ
		V _{GS} =10 V, I _D =100 A	-	1.0	1.1	
Gate resistance ²⁾	R _G	-	-	1.5	-	Ω



Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Dynamic characteristics ²⁾						
Input capacitance	C iss		-	12500	16250	pF
Output capacitance	C oss	V_{GS} =0 V, V_{DS} =40 V, f =1 MHz	-	2000	2600	1
Reverse transfer capacitance	C _{rss}		-	86	130	
Turn-on delay time	t _{d(on)}		-	31	-	ns
Rise time	t _r	V _{DD} =40 V, V _{GS} =10 V,	-	19	-	
Turn-off delay time	t _{d(off)}	$I_{\rm D}$ =100 A, $R_{\rm G}$ =3.5 Ω	-	69	-	
Fall time	t _f		-	55	-	
Gate Charge Characteristics ²⁾ Gate to source charge	Q _{gs}		<u>-</u>	56	73	nC
Gate to drain charge	Q _{gd}	V _{DD} =40 V, I _D =100 A,	-	37	56	1
Gate charge total	Qg	V _{GS} =0 to 10 V	-	178	231	1
Gate plateau voltage	V _{plateau}		-	4.5	-	V
Reverse Diode	•			•		
Diode continous forward current ²⁾	Is	T _C =25 °C	-	-	300	Α
Diode pulse current ²⁾	I _{S,pulse}	T _C =25 °C	-	-	1505	1
Diode forward voltage	V _{SD}	V _{GS} =0 V, I _F =100 A, T _j =25 °C	-	0.9	1.2	V
Reverse recovery time ²⁾	t _{rr}	V _R =40 V, I _F =50A,	-	86	-	ns
Reverse recovery charge ²⁾	Q _{rr}	d <i>i</i> _F /d <i>t</i> =100 A/µs	_	177	_	nC

¹⁾ Practically the current is limited by the overall system design including the customer-specific PCB.

²⁾ The parameter is not subject to production testing – specified by design.

³⁾ Current is limited by the bondwires.

⁴⁾ Device on 2s2p FR4 PCB defined in accordance with JEDEC standards (JESD51-5, -7). PCB is vertical in still air.





1 Power dissipation

$$P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} \ge 6 \text{ V}$$

2 Drain current

$$I_D = f(T_C); V_{GS} \ge 6 \text{ V}$$





3 Safe operating area


$$I_D = f(V_{DS}); T_C = 25 \,^{\circ}C; D = 0$$


parameter: t_{p}

4 Max. transient thermal impedance

$$Z_{thJC} = f(t_p)$$

parameter: $D = t_p/T$








5 Typ. output characteristics

 $I_D = f(V_{DS}); T_i = 25 °C$


parameter: V_{GS}



6 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(I_D); T_j = 25 °C$


parameter: $V_{\rm GS}$



7 Typ. transfer characteristics

 $I_D = f(V_{GS}); V_{DS} = 6V$


parameter: T_i



8 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(T_j)$

parameter: I_D , V_{GS}






9 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

parameter: I_D

10 Typ. capacitances

$$C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$$





11 Typical forward diode characteristics


 $I_F = f(V_{SD})$


parameter: T_i

12 Typ. avalanche characteristics

$$I_{AS} = f(t_{AV})$$

parameter: $T_{j(start)}$








13 Typical avalanche energy


 $E_{AS} = f(T_i)$

parameter: I_D

14 Drain-source breakdown voltage

$$V_{BR(DSS)} = f(T_j); I_{D_{typ}} = 1 \text{ mA}$$







15 Typ. gate charge

 $V_{GS} = f(Q_{gate}); I_D = 100 A pulsed$

parameter: $V_{\rm DD}$




16 Gate charge waveforms







Package Outline



Footprint



Packaging





Published by Infineon Technologies AG 81726 Munich, Germany

© Infineon Technologies AG 2021 All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Revision History

Version	Date	Changes
Version 1.0	2021-01-19	Final Datasheet
Version 1.1	2021-01-26	Part Marking Info corrected