


N-channel 250 V, 15 mΩ typ., 56 A MDmesh M9 Power MOSFET in a TO-220 package

Features







AM01475v1_noZen

- Order code V_{DS} R_{DS(on)} max. I_D STP25N018M9 250 V $18 \text{ m}\Omega$ 56 A
- Very low FOM $(R_{DS(on)} \cdot Q_g)$
- Higher dv/dt capability
- Excellent switching performance
- Easy to drive
- 100% avalanche tested

Application

- AC-DC converters
- DC-DC converters
- Microinverter

Description

This N-channel Power MOSFET is based on the most innovative super-junction MDmesh M9 technology, suitable for medium/high voltage MOSFETs featuring very low R_{DS(on)} per area. The silicon based M9 technology benefits from a multi-drain manufacturing process which allows an enhanced device structure. The resulting product has one of the lower on-resistance and reduced gate charge values, among all silicon based fast switching super-junction Power MOSFETs, making it particularly suitable for applications that require superior power density and outstanding efficiency.



Product status link	
STP25N018M9	

Product summary			
Order code STP25N018M9			
Marking	25N018M9		
Package	TO-220		
Packing	Tube		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±30	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	56	Α
ID(.)	Drain current (continuous) at T _C = 100 °C	54	A
I _{DM} ⁽²⁾	Drain current (pulsed)	375	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	320	W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	50	V/ns
di/dt ⁽³⁾	Peak diode recovery current slope	900	A/µs
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	120	V/ns
T _{stg}	Storage temperature range	55 to 150	°C
TJ	Operating junction temperature range	-55 to 150	°C

- 1. Limited by package.
- 2. Pulse width is limited by safe operating area.
- 3. $I_{SD} \le 28 \, A$, V_{DS} (peak) $< V_{(BR)DSS}$, $V_{DD} = 100 \, V$.
- 4. V_{DS} (peak) < $V_{(BR)DSS}$, V_{DD} = 100 V.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.39	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient	62.5	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or non-repetitive (pulse width limited by T _J max.)	6	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 100$ V)	839	mJ

DS14761 - Rev 2 page 2/12



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified.

Table 4. On-/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	250			V
1	S Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 250 V			1	
I _{DSS}		V _{GS} = 0 V, V _{DS} = 250 V, T _C = 125 °C ⁽¹⁾			200	μΑ
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.2	3.7	4.2	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 28 A		15	18	mΩ

^{1.} Specified by design, not tested in production.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 100 V, f = 250 kHz, V _{GS} = 0 V		4600	-	pF
C _{oss}	Output capacitance			250	-	pF
Coss eq. (1)	Equivalent output capacitance	V_{DS} = 0 to 200 V, V_{GS} = 0 V f = 250 kHz, open drain		2130	-	pF
Rg	Intrinsic gate resistance			1	-	Ω
Qg	Total gate charge	V _{DD} = 100 V, I _D = 28 A, V _{GS} = 0 to 10 V (see Figure 14. Test circuit for gate charge behavior)	-	85	-	nC
Q _{gs}	Gate-source charge		-	23	-	nC
Q _{gd}	Gate-drain charge		-	32	-	nC

^{1.} C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to stated value.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 100 V, I _D = 28 A,	-	23	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13. Test circuit for resistive load switching times	-	3.6	-	ns
t _{d(off)}	Turn-off delay time		-	61	-	ns
t _f	Fall time	and Figure 18. Switching time waveform)	-	31	-	ns

DS14761 - Rev 2 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} ⁽¹⁾	Source-drain current		-		56	Α
I _{SDM} ⁽²⁾	Source-drain current (pulsed)		-		375	Α
V _{SD} ⁽³⁾	Forward on voltage	I _{SD} = 55 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 55 A, di/dt = 100 A/μs,	-	151		ns
Qrr	Reverse recovery charge	V _{DD} = 100 V	-	0.9		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	12		Α
t _{rr}	Reverse recovery time	I _{SD} = 55 A, di/dt = 100 A/μs,	-	213		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V, T _J = 150 °C	-	1.9		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	17.5		Α

- 1. Limited by package.
- 2. Pulse width is limited by safe operating area.
- 3. Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%.

DS14761 - Rev 2 page 4/12



2.1 Electrical characteristics (curves)








Figure 2. Maximum transient thermal impedance Z_{thJC} (°C/W) GPDP130820241227ZTH duty=0.5 10 -1 0.1 0.05 10 -2 R_{thJC} = 0.39 °C/W Single pulse 10 -3 10 -6 10 -5 10 -4 10 -3 10 -2 10 -1 $t_p(s)$









DS14761 - Rev 2 page 5/12



Figure 7. Typical drain-source on-resistance




Figure 8. Normalized on-resistance vs temperature




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized breakdown voltage vs temperature




Figure 11. Typical reverse diode forward characteristics





Figure 12. Typical output capacitance stored energy



DS14761 - Rev 2 page 6/12





3 Test circuits

Figure 13. Test circuit for resistive load switching times




Figure 14. Test circuit for gate charge behavior

V_D

V_D

V_D


V_D

V_D

V_D

Pigure 14. Test circuit for gate charge behavior

Figure 15. Test circuit for inductive load switching and diode recovery times






Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS14761 - Rev 2 page 7/12





4 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-220 type A package information

Figure 19. TO-220 type A package outline





DS14761 - Rev 2 page 8/12



Table 8. TO-220 type A package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95
Slug flatness		0.03	0.10

DS14761 - Rev 2 page 9/12



Revision history

Table 9. Document revision history

Date	Revision	Changes
20-Aug-2024	1	First release.
15-Jan-2025	2	Updated Features and Application on cover page. Updated Table 5. Dynamic. Updated Figure 5. Typical gate charge characteristics and Figure 6. Typical capacitance characteristics. Updated Section 3: Test circuits.

DS14761 - Rev 2 page 10/12





Contents

1	Elec	ctrical ratings	2
2	Elec	ctrical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	kage information	8
	4.1	TO-220 type A package information	8
Rev	ision	history	10



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS14761 - Rev 2 page 12/12