

# **MOSFET** – Power, N-Channel

# 150 V, 4.1 m $\Omega$

# **NVCR8LS4D1N15MCA**

## **Features**

- Typical  $R_{DS(on)} = 2.9 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$
- Typical  $Q_{g(tot)} = 90.4 \text{ nC}$  at  $V_{GS} = 10 \text{ V}$
- AEC-Q101 Qualified
- RoHS Compliant

# DIMENSION (µm)

Die Size	6604 × 4445
Die Size (Sawn)	6584 ±15 × 4425 ±15
Source Attach Area	(6023.6 × 2057.5) × 2
Gate Attach Area	330 × 600
Die Thickness	203.2 ±25.4

Gate and Source: AlSiCu

Drain: Ti-NiV-Ag (back side of die)

Passivation: Polyimide Wafer Diameter: 8 inch Wafer Sawn on UV Tape Bad Dice Identified in Inking Gross Die Counts: 840

The Chip is 100% Probed to Meet the Conditions and Limits Specified at  $T_J$  = 25°C.

## **ORDERING INFORMATION**

Device	Package	
NVCR8LS4D1N15MCA	Wafer	
	Sawn on Foil	

## RECOMMENDED STORAGE CONDITIONS

Temperature	22 to 28°C
RH	40 to 66%

Symbol	Parameter	Condition	Min	Тур	Max	Unit
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$	150	_	_	V
I <sub>DSS</sub>	Drain to Source Leakage Current	V <sub>DS</sub> = 120 V, V <sub>GS</sub> = 0 V	_	_	1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±100	nA
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 584 \mu A$	2.5	ı	4.5	V
*R <sub>DS(on)</sub>	Bare Die Drain to Source On Resistance	I <sub>D</sub> = 20 A, V <sub>GS</sub> = 10 V	_	2.9	4.1	mΩ
V <sub>SD</sub>	Source to Drain Diode Voltage	I <sub>SD</sub> = 20 A, V <sub>GS</sub> = 0 V	-	-	1.2	V
E <sub>AS</sub>	Single Pulse Drain-to-Source Avalanche Energy	L = 0.1 mH, I <sub>AS</sub> = 83 A	344	-	-	mJ

<sup>\*</sup>Accurate R<sub>DS(on)</sub> test at die level is not feasible for this thin die as limited by the test contact precision attainable in a die form. The max R<sub>DS(on)</sub> specification is defined from the historical performance of the die in package but is not guaranteed by test in production. The die R<sub>DS(on)</sub> performance depends on the Source wire/ribbon bonding layout.

1

## MOSFET MAXIMUM RATINGS in Reference to the NVBLS4D0N15MC electrical data in TOLL

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 

Symbol	Parameter	Ratings	Unit
V <sub>DSS</sub>	Drain to Source Voltage	150	V
V <sub>GS</sub>	Gate to Source Voltage	±20	V
I <sub>D</sub>	Continuous Drain Current $R_{\theta JC}$ ( $V_{GS}$ = 10) (Note 1) $T_{C}$ = 25°C $T_{C}$ = 100°C	171 121	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (I <sub>LPEAK</sub> = 15.9 A)	2300	mJ
P <sub>D</sub>	Power Dissipation $R_{\theta JC}$	300	W
	Derate Above 25°C	2	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to +175	°C
$R_{ heta JC}$	Thermal Resistance, Junction to Case	0.5	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance, Junction to Ambient (Note 2)	35.8	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# ELECTRICAL CHARACTERISTICS in Reference to the NVBLS4D0N15MC electrical data in TOLL

(T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
OFF CHARAC	CTERISTICS					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	150	_	-	V
I <sub>DSS</sub>	Drain to Source Leakage Current	V <sub>DS</sub> = 120 V, V <sub>GS</sub> = 0 V	-	-	1	μΑ
$I_{GSS}$	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V	_	_	±100	nA
ON CHARACT	TERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 584 \mu A$	2.5	_	4.5	V
R <sub>DS(on)</sub>	Drain to Source on Resistance	$I_D = 80 \text{ A}, \ V_{GS} = 10 \text{ V}$	-	3.1	4.4	mΩ
DYNAMIC CH	ARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 75 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	7490	-	pF
C <sub>oss</sub>	Output Capacitance	1	_	2055	_	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		_	27.2	-	pF
$R_g$	Gate Resistance	f = 1 MHz	-	1.3	-	Ω
$Q_{g(ToT)}$	Total Gate Charge	$V_{GS} = 10 \text{ V}, V_{DS} = 75 \text{ V}, I_D = 80 \text{ A}$	- ۴	90.4	-	nC
$Q_{g(th)}$	Threshold Gate Charge		_	24.7	-	nC
$Q_gs$	Gate to Source Gate Charge		_	40.2	-	nC
$Q_{qd}$	Gate to Drain "Miller" Charge		_	12.6	-	nC
SWITCHING O	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay	$V_{DD} = 75 \text{ V}, I_D = 80 \text{ A},$	_	47	-	ns
t <sub>r</sub>	Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	_	115	_	ns
t <sub>d(off)</sub>	Turn-Off Delay		-	58	-	ns
t <sub>f</sub>	Fall Time		_	11	-	ns
DRAIN-SOUF	RCE DIODE CHARACTERISTIC					
V <sub>SD</sub>	Source to Drain Diode Voltage	I <sub>SD</sub> = 80 A, V <sub>GS</sub> = 0 V	-	_	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	$I_F = 80 \text{ A}, dI_{SD}/dt = 100 \text{ A}/\mu\text{s}$	-	84	-	ns
$Q_{rr}$	Reverse Recovery Charge		_	180	-	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>1.</sup> Current is limited by silicon.

<sup>2.</sup>  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design, while  $R_{\theta JA}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in<sup>2</sup> pad of 2oz copper.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. V<sub>GS</sub>




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

## TYPICAL CHARACTERISTICS (continued)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Gate Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche

# TYPICAL CHARACTERISTICS (continued)




Figure 13. Thermal Characteristics (Junction-to-Ambient)

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales