

# MOSFET - N-Channel, Shielded Gate, POWERTRENCH®

60 V, 2.6 A, 116 m $\Omega$ 

# **FDN86501LZ**

#### **General Description**

This N-Channel MOSFET is produced using **onsemi**'s advanced POWERTRENCH process that incorporates Shielded Gate technology. This process has been optimized for r<sub>DS(on)</sub>, switching performance and ruggedness.

#### **Features**

- Shielded Gate MOSFET Technology
- Max  $r_{DS(on)} = 116 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 2.6 \text{ A}$
- Max  $r_{DS(on)} = 173 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 2.1 \text{ A}$
- High Performance Trench Technology for Extremely Low r<sub>DS(on)</sub>
- High Power and Current Handling Capability in a Widely Used Surface Mount Package
- Fast Switching Speed
- 100% UIL Tested
- This Device is Pb-Free, Halide Free and is RoHS Compliant

#### **Applications**

- Primary DC-DC Switch
- Load Switch

# MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C, unless otherwise noted)

Symbol	Para	Ratings	Unit	
$V_{DS}$	Drain to Source Volta	60	V	
$V_{GS}$	Gate to Source Voltage	±20	V	
I <sub>D</sub>	Continuous (Note 1a)	2.6	Α	
	Pulsed (Note 4)	24		
E <sub>AS</sub>	Single Pulse Avalanch	6	mJ	
$P_{D}$	Power Dissipation (Note 1a)		1.5	W
		(Note 1b)	0.6	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# THERMAL CHARACTERISTICS (T<sub>A</sub> = 25°C, unless otherwise noted)

Symbol	Parameter	Ratings	Unit
$R_{\theta JC}$	Thermal Resistance, Junction–to–Case (Note 1)	75	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction–to–Ambient (Note 1a)	80	°C/W

V <sub>DS</sub>	r <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX	
60 V	116 mΩ @ 10 V	2.6 A	
	173 mΩ @ 4.5 V		




SOT-23/SUPERSOT™-23, 3 LEAD, 1.4x2.9 CASE 527AG

#### **MARKING DIAGRAM**



8650 = Specific Device Code M = Date Code

#### **PIN ASSIGNMENT**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
OFF CHARACTERISTICS							
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	60	_	_	V	
$\Delta BV_{DSS}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$ , referenced to $25^{\circ}C$	_	68	_	mV/°C	
$\Delta T_{J}$							
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	1	μΑ	
$I_{GSS}$	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	_	±10	μΑ	
ON CHARAC	TERISTICS (Note 2)						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	1.0	1.9	2.4	V	
$\frac{\Delta V_{\rm GS(th)}}{\Delta T_{\rm J}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 μA, referenced to 25°C	-	<b>-</b> 5	_	mV/°C	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.6 A	_	89	116	mΩ	
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 2.1 A	_	121	173	1	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.6 A, T <sub>J</sub> = 125°C	_	152	198	1	
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 2.6 A	_	8	_	S	
DYNAMIC CH	HARACTERISTICS				•		
C <sub>iss</sub>	Input Capacitance $V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		_	236	335	pF	
C <sub>oss</sub>	Output Capacitance		_	77	110	pF	
C <sub>rss</sub>	Reverse Transfer Capacitance		_	4.9	10	pF	
R <sub>g</sub>	Gate Resistance		0.1	0.8	2.0	Ω	
SWITCHING	CHARACTERISTICS (Note 2)						
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 30 \text{ V}, I_{D} = 2.6 \text{ A}, V_{GS} = 10 \text{ V},$	_	4.4	10	ns	
t <sub>r</sub>	Rise Time	$R_{GEN} = 6 \Omega$	_	1.2	10	ns	
t <sub>d(off)</sub>	Turn-Off Delay Time		_	9.6	20	ns	
t <sub>f</sub>	Fall Time		_	1.2	10	ns	
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V V <sub>DD</sub> = 30 V, I <sub>D</sub> = 2.6 A	-	3.8	5.4	nC	
Qg	Total Gate Charge $ \begin{array}{c} V_{GS} = 0 \text{ V to } 4.5 \text{ V} \\ V_{DD} = 30 \text{ V, } I_{D} = 2.6 \text{ A} \end{array} $		-	1.9	2.7	nC	
$Q_{gs}$	Gate to Source Gate Charge	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 2.6 A	_	0.7	-	nC	
$Q_{gd}$	Gate to Drain "Miller" Charge		_	0.6		nC	
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS							
$V_{SD}$	Source to Drain Diode Forward Voltage	Source to Drain Diode Forward Voltage $V_{GS} = 0 \text{ V}, I_S = 2.6 \text{ A} \text{ (Note 2)}$		0.9	1.3	V	
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 2.6 A, di/dt = 100 A/μs	_	31	50	ns	
Q <sub>rr</sub>	Reverse Recovery Charge		_	19	31	nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

 $R_{\theta JA}$  is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a. 80°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b. 180°C/W when mounted on a minimum pad.

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty Cycle < 2.0%. 3. E<sub>AS</sub> of 6 mJ is based on starting T<sub>J</sub> = 25°C, L = 3 mH, I<sub>AS</sub> = 2 A, V<sub>DD</sub> = 60 V, V<sub>GS</sub> = 10 V. 100% test at L = 0.1 mH, I<sub>AS</sub> = 9 A. 4. Pulsed Id please refer to Figure 11 SOA graph for more details.

#### **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 1. On-Region Characteristics




Figure 3. Normalized On–Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On–Resistance vs.
Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

#### **TYPICAL CHARACTERISTICS**

(T<sub>J</sub> = 25°C unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Gate Leakage Current vs.
Gate to Source Voltage




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

#### **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$  (continued)




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

#### PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Reel Size	Tape Width	Shipping <sup>†</sup>
FDN86501LZ	8650	SOT-23/SUPERSOT-23, 3 LEAD, 1.4x2.9 (Pb-Free, Halide Free)	7"	8 mm	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SUPERSOT is trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.








#### SOT-23/SUPERSOT™-23, 3 LEAD, 1.4x2.9 CASE 527AG **ISSUE A**


**DATE 09 DEC 2019** 





NOTES: UNLESS OTHERWISE SPECIFIED

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
  2. ALL DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS ARE EXCLUSIVE OF BURRS,
   MOLD FLASH AND TIE BAR EXTRUSIONS.

DIM	MIN.	NOM.	MAX.
Α	0.85	0.95	1.12
A1	0.00	0.05	0.10
b	0.370	0.435	0.508
С	0.085	0.150	0.180
D	2.80	2.92	3.04
Е	2.31	2.51	2.71
E1	1.20	1.40	1.52
е	0.95 BSC		
e1	1.90 BSC		
Ĺ	0.33	0.38	0.43







# LAND PATTERN RECOMMENDATION\*

\*FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

## **GENERIC MARKING DIAGRAM\***

XXXM=

XXX = Specific Device Code = Month Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON34319E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23/SUPERSOT-23, 3 LEAD, 1.4X2.9		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the v special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales