



# N-channel 40 V, 0.9 mΩ typ., 120 A, STripFET F7 Power MOSFET in a PowerFLAT 5x6 package



## PowerFLAT™ 5x6



#### **Features**

Туре	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	l <sub>D</sub>
STL260N4F7	40 V	1.1 mΩ	120 A

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- $\bullet \quad \text{Low $C_{\text{rss}}$/$C_{\text{iss}}$ ratio for EMI immunity}\\$
- · High avalanche ruggedness

## **Applications**

· Switching applications

### **Description**

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



# Product status link STL260N4F7

Product summary			
Order code	STL260N4F7		
Marking	260N4F7		
Package	PowerFLAT™ 5x6		
Packing	Tape and reel		



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	40	V
V <sub>GS</sub>	Gate-source voltage	±20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	120	А
ID (7)	Drain current (continuous) at T <sub>C</sub> = 100 °C	120	А
I <sub>DM</sub> (1)(2)	Drain current (pulsed)	480	А
I <sub>D</sub> <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	50	А
ID (5)	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	35	А
I <sub>DM</sub> (2)(3)	Drain current (pulsed)	200	А
P <sub>TOT</sub> (1)	Total power dissipation at T <sub>C</sub> = 25 °C	188	W
P <sub>TOT</sub> <sup>(3)</sup>	Total power dissipation at T <sub>pcb</sub> = 25 °C	4.8	W
T <sub>stg</sub>	Storage temperature range	EE to 17E	°C
Tj	Operating junction temperature range	-55 to 175	

- 1. This value is rated according to  $R_{thj\text{-}case}$  and limited by package.
- 2. Pulse width limited by safe operating area.
- 3. This value is rated according to  $R_{thj-pcb}$ .

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.8	°C/W
R <sub>thj-pcb</sub> (1)	Thermal resistance junction-pcb	31.3	°C/W

1. When mounted on FR-4 board of 1 inch², 2 oz Cu, t <10 s.

DS11198 - Rev 5 page 2/16



# 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 3. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	40			V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V			1	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2		4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 24 A		0.9	1.1	mΩ

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	5000	-	pF
C <sub>oss</sub>	Output capacitance	$V_{DS}$ = 25 V, f = 1 MHz, $V_{GS}$ = 0 V	-	1800	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	145	-	pF
Qg	Total gate charge	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 48 A,	-	72	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	28	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 13. Test circuit for gate charge behavior)	-	14	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 48 A,	-	27	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \ \Omega, V_{GS} = 10 \ V$ (see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time waveform)	-	22	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	45	-	ns
t <sub>f</sub>	Fall time		-	18	-	ns

DS11198 - Rev 5 page 3/16



#### Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 48 A, V <sub>GS</sub> = 0	-	-	1.2	V
t <sub>rr</sub>	Reverse recovery time	I <sub>D</sub> = 48 A, di/dt = 100 A/μs	-	55		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 32 V (see Figure 14. Test circuit	-	60		nC
I <sub>RRM</sub>	Reverse recovery current	for inductive load switching and diode recovery times)	-	2.1		Α


<sup>1.</sup> Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%


DS11198 - Rev 5 page 4/16





## 2.1 Electrical characteristics (curves)











DS11198 - Rev 5 page 5/16



Figure 7. Capacitance variations




Figure 8. Normalized on-resistance vs temperature




Figure 9. Normalized  $V_{(BR)DSS}$  vs temperature




Figure 10. Normalized gate threshold voltage vs temperature





Figure 11. Source-drain diode forward characteristics



DS11198 - Rev 5 page 6/16



## 3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS11198 - Rev 5 page 7/16



# 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK is an ST trademark.

DS11198 - Rev 5 page 8/16



# 4.1 PowerFLAT™ 5x6 type C package information

Figure 18. PowerFLAT™ 5x6 type C package outline



8231817\_typeC\_Rev18

DS11198 - Rev 5 page 9/16



Table 7. PowerFLAT™ 5x6 type C package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°

DS11198 - Rev 5 page 10/16



0.65 (x4) -1.27 -3.81

Figure 19. PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)


8231817\_FOOTPRINT\_simp\_Rev\_18

DS11198 - Rev 5 page 11/16



## 4.2 PowerFLAT™ 5x6 packing information

Figure 20. PowerFLAT™ 5x6 tape (dimensions are in mm)




Ao	6.30 +/- 0.1
Во	5.30 +/- 0.1
Ko	1.20 +/- 0.1
F	5.50 +/- 0.1
P1	8.00 +/- 0.1
w	12 00 ±/- 03

- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ±0.20.
- (III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs All dimensions are in millimeters

8234350\_Tape\_rev\_C

Figure 21. PowerFLAT™ 5x6 package orientation in carrier tape



DS11198 - Rev 5 page 12/16



PART NO.

R25.00

R25.00

R25.00

R25.00

R1.10

R21.10

R21.20

R1.10

R25.00

All dimensions are in millimeters

Figure 22. PowerFLAT™ 5x6 reel

8234350\_Reel\_rev\_C

DS11198 - Rev 5 page 13/16



# **Revision history**

**Table 8. Document revision history** 

Date	Revision	Changes
10-Aug-2015	1	Initial release.
		Updated Title.
24-Sep-2015	2	Updated section Electrical characteristics.
		Minor text changes.
		Modified: title and features table in cover page
09-Jun-2016	3	Modified: Table 2: "Absolute maximum ratings", Table 4: "On /off states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source drain diode"
		Minor text changes
		Modified Table 4. Dynamic, Table 5. Switching times and Table 6. Source-drain diode.
21-Jan-2019	4	Modified Figure 1. Safe operating area, Figure 2. Thermal impedance, Figure 4. Transfer characteristics, Figure 5. Gate charge vs gate-source voltage, Figure 7. Capacitance variations, Figure 9. Normalized V <sub>(BR)DSS</sub> vs temperature and Figure 10. Normalized gate threshold voltage vs temperature.
		Updated Section 4.1 PowerFLAT™ 5x6 type C package information.
		Minor text changes.
		Updated Table 4. Dynamic, Table 5. Switching times and Table 6. Source-drain diode.
03-Apr-2019	5	Updated Figure 1. Safe operating area, Figure 3. Output characteristics, Figure 4. Transfer characteristics, Figure 5. Gate charge vs gate-source voltage and Figure 9. Normalized V <sub>(BR)DSS</sub> vs temperature.

DS11198 - Rev 5 page 14/16





# **Contents**

1	Elec	trical ratings	2
2		trical characteristics	
		Electrical characteristics (curves)	
3	Test	circuits	7
4	Pacl	kage information	8
	4.1	PowerFLAT™ 5x6 type C package information	8
	4.2	PowerFLAT™ 5x6 packing information	11
Rev	ision	history	14



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS11198 - Rev 5 page 16/16