

MOSFET

OptiMOS[™] 3 Power-Transistor, 100 V

Features

- Ideal for high frequency switching and sync. rec.
 Excellent gate charge x R_{DS(on)} product (FOM)
 Very low on-resistance R_{DS(on)}
 N-channel, normal level


- 100% avalanche tested
- Pb-free plating; RoHS compliant
 Halogen-free according to IEC61249-2-21


Product validation

Qualified according to JEDEC Standard

Table 1 **Key Performance Parameters**

Table 1 Hog 1 direction and the control of the cont							
Parameter	Value	Unit					
V _{DS}	100	V					
R _{DS(on),max}	12.6	mΩ					
I _D	35	A					
Qoss	35	nC					
Q _G (0V10V)	26	nC					











Type / Ordering Code	Package	Marking	Related Links
IPA126N10NM3S	PG-TO220 FullPAK	126N103S	-

OptiMOSTM 3 Power-Transistor, 100 V IPA126N10NM3S



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	3
Electrical characteristics diagrams	5
Package Outlines	9
Revision History	0
Trademarks 1	0
Disclaimer	0

OptiMOS[™] 3 Power-Transistor, 100 V IPA126N10NM3S



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatar	Sumb al	Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current	I _D	- -	-	35 25	А	V _{GS} =10 V, T _C =25 °C V _{GS} =10 V, T _C =100 °C
Pulsed drain current ¹⁾	I _{D,pulse}	-	-	140	Α	<i>T</i> _C =25 °C
Avalanche energy, single pulse ²⁾	E AS	-	-	90	mJ	$I_{\rm D}$ =35 A, $R_{\rm GS}$ =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	33	W	<i>T</i> _C =25 °C
Operating and storage temperature	$T_{\rm j},~T_{\rm stg}$	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56

2 Thermal characteristics

Table 3 Thermal characteristics

Davamatav	Symbol	Values			l loi4	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Thermal resistance, junction - case	R _{thJC}	-	-	4.5	°C/W	-	

3 Electrical characteristics at T_j =25 °C, unless otherwise specified

Table 4 **Static characteristics**

Paramatan.	Values					N 4 47 40 1111	
Parameter	Symbol	Min.	Min. Typ.		Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	100	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	V _{GS(th)}	2.0	2.7	3.5	V	$V_{\rm DS}=V_{\rm GS},\ I_{\rm D}=45\ \mu {\rm A}$	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I_{GSS}	-	1	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	10.9 13.5	12.6	mΩ	V _{GS} =10 V, I _D =35 A V _{GS} =6 V, I _D =18 A	
Gate resistance	R _G	-	1.1	-	Ω	-	
Transconductance	g fs	-	50	-	S	$ V_{DS} \ge 2 I_D R_{DS(on)max}, I_D = 35 A$	

See Diagram 3 for more detailed information Diagram 13 for more detailed information

OptiMOS[™] 3 Power-Transistor, 100 V IPA126N10NM3S



Table 5 Dynamic characteristics

Davamatar	Cumbal	Values			11	Note / Took Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance ¹⁾	Ciss	-	1880	2500	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Output capacitance	Coss	-	330	-	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Reverse transfer capacitance	C _{rss}	-	14	-	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	12	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =35 A, $R_{\rm G,ext}$ =1.6 Ω
Rise time	t _r	-	6	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =35 A, $R_{\rm G,ext}$ =1.6 Ω
Turn-off delay time	$t_{ m d(off)}$	-	20	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =35 A, $R_{\rm G,ext}$ =1.6 Ω
Fall time	t _f	-	4	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =35 A, $R_{\rm G,ext}$ =1.6 Ω

Table 6 Gate charge characteristics²⁾

Downwooden	Or made at	Values					
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q _{gs}	-	9	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =35 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge at threshold	$Q_{g(th)}$	-	5	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =35 A, $V_{\rm GS}$ =0 to 10 V	
Gate to drain charge	$Q_{ m gd}$	-	5	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =35 A, $V_{\rm GS}$ =0 to 10 V	
Switching charge	Q _{sw}	-	9	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =35 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge total ¹⁾	Qg	-	26	35	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =35 A, $V_{\rm GS}$ =0 to 10 V	
Gate plateau voltage	V _{plateau}	-	4.7	-	V	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =35 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge total, sync. FET	Q _{g(sync)}	-	24	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 10 V	
Output charge	Q _{oss}	-	35	-	nC	V _{DD} =50 V, V _{GS} =0 V	


Table 7 Reverse diode


Dougnatou	Cymphol		Values			Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	Is	-	-	30	Α	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	140	Α	<i>T</i> _C =25 °C	
Diode forward voltage	V _{SD}	-	0.9	1.2	V	V _{GS} =0 V, I _F =35 A, T _j =25 °C	
Reverse recovery time	t _{rr}	-	58	-	ns	V _R =50 V, I _F =35 A, di _F /dt=100 A/μs	
Reverse recovery charge Q _{rr}		-	114	-	nC	V _R =50 V, I _F =35 A, di _F /dt=100 A/μs	

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition





4 Electrical characteristics diagrams





























5 Package Outlines




Figure 1 Outline PG-TO220 FullPAK, dimensions in mm/inches

OptiMOS[™] 3 Power-Transistor, 100 V IPA126N10NM3S



Revision History

IPA126N10NM3S

Revision: 2023-06-06, Rev. 2.2

Previous Revision

Trevious Revision							
Revision	Date	Date Subjects (major changes since last revision)					
2.0	2019-07-22	Release of final version					
2.1	2019-09-02	Update package outline					
2.2	2023-06-06	Update current rating and footnotes					

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2023 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.