International Rectifier

IRF7351PbF

HEXFET® Power MOSFET


Applications

- Synchronous Rectifier MOSFET for Isolated DC-DC Converters
- Low Power Motor Drive Systems

V _{DSS}	R _{DS(on)} max	Qg (typ.)
60V	$17.8 \text{m}\Omega @V_{\text{GS}} = 10V$	24nC

Benefits

- Ultra-Low Gate Impedance
- Fully Characterized Avalanche Voltage and Current
- 20V V_{GS} Max. Gate Rating





Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	60	V
V_{GS}	Gate-to-Source Voltage	± 20	
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V	8.0	
I _D @ T _A = 70°C	Continuous Drain Current, V _{GS} @ 10V	6.4	А
I _{DM}	Pulsed Drain Current ①	64	
P _D @T _A = 25°C	Power Dissipation ®	2.0	W
P _D @T _A = 70°C	Power Dissipation ®	1.28	
	Linear Derating Factor	0.016	W/°C
T _J	Operating Junction and	-55 to + 150	°C
T _{STG}	Storage Temperature Range		

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JL}$	Junction-to-Drain Lead ®		20	°C/W
$R_{\theta JA}$	Junction-to-Ambient @ S		62.5	

Notes ① through ⑤ are on page 10

Static @ T_J = 25°C (unless otherwise specified)


	Parameter	Min.	Тур.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	60			٧	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.068		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		13.7	17.8	mΩ	V _{GS} = 10V, I _D = 8.0A ③
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_D = 50\mu A$
$\Delta V_{GS(th)}$	Gate Threshold Voltage Coefficient		-8.2		mV/°C	
I _{DSS}	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 60V, V_{GS} = 0V$
				250		$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100	1	V _{GS} = -20V
gfs	Forward Transconductance	18			S	$V_{DS} = 25V, I_D = 6.4A$
Q_g	Total Gate Charge		24	36		
Q_{gs1}	Pre-Vth Gate-to-Source Charge		3.8		1	$V_{DS} = 30V$
Q_{gs2}	Post-Vth Gate-to-Source Charge		1.2		пC	$V_{GS} = 10V$
Q_{gd}	Gate-to-Drain Charge		7.2		1	$I_D = 6.4A$
Q_{godr}	Gate Charge Overdrive		11.8		1	See Fig. 17
Q_{sw}	Switch Charge (Q _{gs2} + Q _{gd})		8.4		1	
Q _{oss}	Output Charge		7.5		nC	$V_{DS} = 16V, V_{GS} = 0V$
t _{d(on)}	Turn-On Delay Time		5.1			V _{DD} = 30V, V _{GS} = 10V ③
t _r	Rise Time		5.9		ns	$I_D = 6.4A$
t _{d(off)}	Turn-Off Delay Time		17			$R_G = 1.8\Omega$
t _f	Fall Time		6.7			
C _{iss}	Input Capacitance		1330			$V_{GS} = 0V$
C _{oss}	Output Capacitance		190		рF	$V_{DS} = 30V$
C _{rss}	Reverse Transfer Capacitance		92			f = 1.0 MHz

Avalanche Characteristics

	Parameter	Тур.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy ②		325	mJ
I _{AR}	Avalanche Current ①		6.4	Α

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			1.8		MOSFET symbol
	(Body Diode)				Α	showing the
I _{SM}	Pulsed Source Current			64		integral reverse
	(Body Diode) ①					p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	٧	$T_J = 25$ °C, $I_S = 6.4$ A, $V_{GS} = 0$ V ③
t _{rr}	Reverse Recovery Time		20	30	ns	$T_J = 25$ °C, $I_F = 6.4A$, $V_{DD} = 30V$
Q_{rr}	Reverse Recovery Charge		61	92	nC	di/dt = 300A/µs ③



100 VGS 10V 8.0V 6.0V D, Drain-to-Source Current (A) 5.0V 4.5V 4.3V 4.0V 3.8V воттом 10 ≤60µs PULSE WIDTH Tj = 150°C 0.1 10 100 1000 V_{DS}, Drain-to-Source Voltage (V)

Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics





Fig 4. Normalized On-Resistance vs. Temperature



14.0 I_D= 6.4A 12.0 V_{GS}, Gate-to-Source Voltage (V) $V_{DS} = 48V$ $V_{DS} = 30V$ 10.0 V_{DS}= 12√ 8.0 6.0 4.0 2.0 0.0 0 5 10 15 20 25 30 35 QG, Total Gate Charge (nC)

Fig 5. Typical Capacitance vs. Drain-to-Source Voltage

Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs. Case Temperature

Fig 10. Threshold Voltage vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient




Fig 12. On-Resistance vs. Gate Voltage




Fig 14a. Unclamped Inductive Test Circuit




Fig 14b. Unclamped Inductive Waveforms 6




Fig 13. Maximum Avalanche Energy vs. Drain Current




Fig 15a. Switching Time Test Circuit




Fig 15b. Switching Time Waveforms www.irf.com

IRF7351PbF




Fig 16. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 17a. Gate Charge Test Circuit

Fig 17b. Gate Charge Waveform

IRF7351PbF

Power MOSFET Selection for Non-Isolated DC/DC Converters

Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the R_{ds(on)} of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$\begin{split} P_{loss} &= \left(I_{rms}^{2} \times R_{ds(on)}\right) \\ &+ \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) \\ &+ \left(Q_{g} \times V_{g} \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) \end{split}$$

This simplified loss equation includes the terms $Q_{\rm gs2}$ and $Q_{\rm oss}$ which are new to Power MOSFET data sheets.

 Q_{gs2} is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements, Q_{gs1} and Q_{gs2} , can be seen from Fig 16.

 Q_{gs2} indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to I_{dmax} at which time the drain voltage begins to change. Minimizing Q_{gs2} is a critical factor in reducing switching losses in Q1.

 Q_{oss} is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how Q_{oss} is formed by the parallel combination of the voltage dependant (nonlinear) capacitance's C_{ds} and C_{dg} when multiplied by the power supply input buss voltage.

Synchronous FET

The power loss equation for Q2 is approximated by;

$$\begin{split} P_{loss} &= P_{conduction} + P_{drive} + P_{output}^* \\ P_{loss} &= \left(I_{rms}^2 \times R_{ds(on)}\right) \\ &+ \left(Q_g \times V_g \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right) \end{split}$$

*dissipated primarily in Q1.

For the synchronous MOSFET Q2, $R_{\rm ds(on)}$ is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge $Q_{\rm oss}$ and reverse recovery charge $Q_{\rm rr}$ both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and $V_{\rm in}.$ As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current . The ratio of $Q_{\rm gd}/Q_{\rm gs1}$ must be minimized to reduce the potential for Cdv/dt turn on.






Figure A: Qoss Characteristic


SO-8 Package Outline (Mosfet & Fetky)

Dimensions are shown in milimeters (inches)







lым	INC	HES	MILLIMETERS		
DIIVI	MIN	MAX	MIN	MAX	
Α	.0532	.0688	1.35	1.75	
A1	.0040	.0098	0.10	0.25	
b	.013	.020	0.33	0.51	
С	.0075	.0098	0.19	025	
D	.189	.1968	4.80	5.00	
E	.1 497	.1574	3.80	4.00	
е	.050 B	ASIC	1.27 BASIC		
e 1	.025 B	ASIC	0.635 BASIC		
Н	.2284	.2440	5.80	6.20	
К	.0099	.0196	0.25	0.50	
L	.016	.050	0.40	1.27	
V	0°	8°	0°	8°	



- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: MILLIMETER
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA. 5 DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS.
- MOLD PROTRUSIONS NOT TO EXCEED 0.15 [.006]. 6 DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS.
- MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.010]. 7 DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO
- A SUBSTRATE.



SO-8 Part Marking Information




Note: For the most current drawing please refer to IR website at http://www.irf.com/package/ www.irf.com

IRF7351PbF


International TOR Rectifier

SO-8 Tape and Reel



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

- CONTROLLING DIMENSION : MILLIMETER.
 OUTLINE CONFORMS TO EIA-481 & EIA-541.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^{\circ}C$, L = 16mH $R_G = 25\Omega$, $I_{AS} = 6.4A$.
- 3 Pulse width \leq 400 μ s; duty cycle \leq 2%.
- 4 When mounted on 1 inch square copper board.
- S R_θ is measured at T_J approximately 90°C.

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information, 11/09

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.