


- ▼ 100% R<sub>g</sub> & UIS Test
- ▼ Simple Drive Requirement
- ▼ Ultra Low On-resistance
- ▼ RoHS Compliant & Halogen-Free




BV <sub>DSS</sub>	150V
R <sub>DS(ON)</sub>	4.4mΩ

## Description

XP15NA4R4 series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The TOLL package is a perfect solution for high power density and high power efficiency application.



## Absolute Maximum Ratings @T<sub>j</sub>=25°C(unless otherwise specified)

Symbol	Parameter	Rating	Units
V <sub>DS</sub>	Drain-Source Voltage	150	V
V <sub>GS</sub>	Gate-Source Voltage	+20	V
I <sub>D</sub> @T <sub>C</sub> =25°C	Drain Current, V <sub>GS</sub> @ 10V	167	A
I <sub>D</sub> @T <sub>C</sub> =100°C	Drain Current, V <sub>GS</sub> @ 10V	118	A
I <sub>DM</sub>	Pulsed Drain Current <sup>1</sup>	668	A
P <sub>D</sub> @T <sub>C</sub> =25°C	Total Power Dissipation	300	W
P <sub>D</sub> @T <sub>A</sub> =25°C	Total Power Dissipation <sup>3</sup>	3.75	W
E <sub>AS</sub>	Single Pulse Avalanche Energy <sup>5</sup>	612.5	mJ
T <sub>STG</sub>	Storage Temperature Range	-55 to 175	°C
T <sub>J</sub>	Operating Junction Temperature Range	-55 to 175	°C

## Thermal Data

Symbol	Parameter	Value	Units
R <sub>thj-c</sub>	Maximum Thermal Resistance, Junction-case	0.5	°C/W
R <sub>thj-a</sub>	Maximum Thermal Resistance, Junction-ambient (PCB mount) <sup>3</sup>	40	°C/W

**Electrical Characteristics @ $T_J=25^{\circ}\text{C}$ (unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	150	-	-	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=10V, I_D=50A$	-	-	4.4	m $\Omega$
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	2	-	4	V
$g_{fs}$	Forward Transconductance	$V_{DS}=5V, I_D=50A$	-	125	-	S
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=120V, V_{GS}=0V$	-	-	25	$\mu A$
$I_{GSS}$	Gate-Source Leakage	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 0.1$	$\mu A$
$Q_g$	Total Gate Charge <sup>4</sup>	$I_D=50A$	-	159	254.4	nC
$Q_{gs}$	Gate-Source Charge <sup>4</sup>	$V_{DS}=75V$	-	40	-	nC
$Q_{gd}$	Gate-Drain ("Miller") Charge <sup>4</sup>	$V_{GS}=10V$	-	57	-	nC
$t_{d(on)}$	Turn-on Delay Time <sup>4</sup>	$V_{DS}=75V$	-	35	-	ns
$t_r$	Rise Time <sup>4</sup>	$I_D=50A$	-	118	-	ns
$t_{d(off)}$	Turn-off Delay Time <sup>4</sup>	$R_G=6\Omega$	-	104	-	ns
$t_f$	Fall Time <sup>4</sup>	$V_{GS}=10V$	-	148	-	ns
$C_{iss}$	Input Capacitance <sup>4</sup>	$V_{GS}=0V$	-	7460	11936	pF
$C_{oss}$	Output Capacitance <sup>4</sup>	$V_{DS}=100V$	-	580	-	pF
$C_{rss}$	Reverse Transfer Capacitance <sup>4</sup>	$f=1.0\text{MHz}$	-	20	-	pF
$R_g$	Gate Resistance	$f=1.0\text{MHz}$	-	0.6	1.2	$\Omega$

**Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$V_{SD}$	Forward On Voltage <sup>2</sup>	$I_S=50A, V_{GS}=0V$	-	-	1.3	V
$t_{rr}$	Reverse Recovery Time <sup>4</sup>	$I_S=50A, V_{GS}=0V$	-	100	-	ns
$Q_{rr}$	Reverse Recovery Charge <sup>4</sup>	$dI/dt=100A/\mu s$	-	325	-	nC

**Notes:**

1. Pulse width limited by Max. junction temperature.
2. Pulse test
3. Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board
4. Guaranteed by design.
5. Starting  $T_J=25^{\circ}\text{C}$ ,  $V_{DD}=50V$ ,  $L=1\text{mH}$ ,  $R_G=25\Omega$ ,  $V_{GS}=10V$
6. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}=175^{\circ}\text{C}$ .

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode







Fig 6. Gate Threshold Voltage v.s. Junction Temperature




**Fig 7. Gate Charge Characteristics**




**Fig 8. Typical Capacitance Characteristics**




**Fig 9. Maximum Safe Operating Area<sup>6</sup>**




**Fig 10. Effective Transient Thermal Impedance**




**Fig 11. Drain Current v.s. Case Temperature**



**Fig 12. Transfer Characteristics**




**Fig 13. Typ. Drain-Source on State Resistance**





**Fig 14. Total Power Dissipation**


---

**MARKING INFORMATION**

**Package Outline : TOLL**



BACKSIDE VIEW



SYMBOLS	MIN	NOM	MAX
A	2.20	2.30	2.40
b	0.70	0.80	0.90
b1	9.70	9.80	9.90
c	0.40	0.50	0.60
D	10.28	10.38	10.58
E	9.70	9.90	10.10
E1	7.90	8.70	9.50
e	1.20BCS		
H	11.48	11.68	11.88
H1	6.75	-	7.43
L	1.40	1.90	2.10
L1	0.60	0.70	0.80
L2	0.50	0.60	0.70
α	10° REF.		

- 1.All dimension are in millimeters.
- 2.Dimension does not include burrs and mold flash/protrusions.
- 3.The outline schematic is not to scale and slightly different from the actual product appearance.

**TOLL FOOTPRINT :**

