



N-channel 100 V, 62 mΩ typ., 4.5 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 3.3x3.3 package







Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STL4N10F7	100 V	70 mΩ	4.5 A

- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ration for EMI immunity
- High avalanche ruggedness

Applications

· Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Maturity status link			
STL4	N10F7		
Device summary			
Order code	STL4N10F7		
Marking	4N1F7		
Package	PowerFLAT™ 3.3x3.3		
Packing	Tape and reel		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	100	V
V_{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _{pcb} = 25 °C	4.5	А
ID(.)	Drain current (continuous) at T _{pcb} = 100 °C	3.2	Α
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	18	Α
P _{TOT} ⁽¹⁾	Total dissipation at T _{pcb} = 25 °C	2.9	W
I _D ⁽³⁾	Drain current (continuous) at T _c = 25 °C	17	А
ID(s)	Drain current (continuous) at T _c = 100 °C	11	А
I _{DM} (2)(3)	Drain current (pulsed)	68	Α
P _{TOT} ⁽³⁾	Total dissipation at T _c = 25 °C	35.7	W
Tj	Operating junction temperature range	55 to 450	°C
T _{stg}	Storage temperature range	-55 to 150	°C

- 1. This value is rated according to $R_{thj-pcb}$.
- 2. Pulse width is limited by safe operating area.
- 3. This value is rated according to $R_{thj\text{-case}}$.

Table 2. Thermal resistance

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	3.5	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	42.8	°C/W

1. When mounted on an 1-inch 2 FR-4 board, 2oz Cu, t < 10 s

DS9354 - Rev 5 page 2/14



2 Electrical characteristics

(T_C= 25 °C unless otherwise specified)

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100			V
	Zava mata waltana duaka	V _{GS} = 0 V, V _{DS} = 100 V			1	μA
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			100	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 2.25 A		62	70	mΩ

^{1.} Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	408	-	pF
C _{oss}	Output capacitance	V _{DD} = 50 V, I _D = 4.5 A,	-	112	-	pF
C _{rss}	Reverse transfer capacitance		-	10	-	pF
Qg	Total gate charge	V _{DD} = 50 V, I _D = 4.5 A, V _{GS} = 0 to 10 V (see Figure 15. Test circuit for gate charge behavior)	-	7.8	-	nC
Q _{gs}	Gate-source charge		-	3	-	nC
Q _{gd}	Gate-drain charge		-	1.7	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 50 V, I _D = 2.25 A,	-	6.3	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14. Test circuit for resistive load switching times	-	3	-	ns
t _{d(off)}	Turn-off delay time		-	11	-	ns
t _f	Fall time	and Figure 19. Switching time waveform)	-	4	-	ns

Table 6. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 2.25 A, V _{GS} = 0 V	-		1.1	V

DS9354 - Rev 5 page 3/14




Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{rr}	Reverse recovery time	I_{SD} = 2.25 A, di/dt = 100 A/ μ s,	-	30		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 80 V,T _j = 150 °C	-	24		nC
I _{RRM}	Reverse recovery current	(see Figure 16. Test circuit for inductive load switching and diode recovery times)	-	1.6		Α

^{1.} Pulsed: pulse duration = 300 μs, duty cycle 1.5%

DS9354 - Rev 5 page 4/14



2.1 Electrical characteristics (curves)






Figure 5. Output characteristics

ID

(A)

VGS= 10 V

9 V

8 V


18


12


6 V

5 V

0 2 4 6 8 VDS(V)







DS9354 - Rev 5 page 5/14



C GIPG200120141330FSR (pF)

Figure 9. Capacitance variations

Figure 10. Normalized $V_{(BR)DSS}$ vs temperature




Figure 11. Normalized gate threshold voltage vs temperature




Figure 12. Normalized on-resistance vs temperature





Figure 13. Source-drain diode forward characteristics



DS9354 - Rev 5 page 6/14




3 Test circuits


Figure 14. Test circuit for resistive load switching times

Figure 15. Test circuit for gate charge behavior

12 V T T NO NET TO NET

Figure 17. Unclamped inductive load test circuit





DS9354 - Rev 5 page 7/14



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS9354 - Rev 5 page 8/14



4.1 PowerFLAT™ 3.3x3.3 package information

Figure 20. PowerFLAT™ 3.3x3.3 package outline



DS9354 - Rev 5 page 9/14



Table 7. PowerFLAT™ 3.3x3.3 package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	0.70	0.80	0.90
b	0.25	0.30	0.39
С	0.14	0.15	0.20
D	3.10	3.30	3.50
D1	3.05	3.15	3.25
D2	2.15	2.25	2.35
е	0.55	0.65	0.75
E	3.10	3.30	3.50
E1	2.90	3.00	3.10
E2	1.60	1.70	1.80
Н	0.25	0.40	0.55
K	0.65	0.75	0.85
L	0.30	0.45	0.60
L1	0.05	0.15	0.25
L2			0.15
θ	8°	10°	12°

DS9354 - Rev 5 page 10/14






Figure 21. PowerFLAT™ 3.3x3.3 recommended footprint (dimensions in mm)

DS9354 - Rev 5 page 11/14



Revision history

Table 8. Document revision history

Date	Revision	Changes
10-Jul-2013	1	First release.
21-Jan-2014	2	Inserted Section 2.1: Electrical characteristics (curves).
21-Jan-2014	2	Document status promoted form preliminary to production data.
		Added: I_D (at T_C = 25 °C and 125 °C), I_{DM} and P_{TOT} in <i>Table 2</i>
19-Feb-2014	3	Modified: Figure 2 and 3
		Minor text changes
10-Mar-2014	4	Modified: marking in <i>Table 1</i>
10-IVIAI-2014		Minor text changes
		Updated title, features and description on cover page.
		Removed maturity status indication from cover page.
01-Feb-2018	5	Updated Section 1 Electrical ratings.
01-1 65-2010	3	Updated Table 6. Source drain diode.
		Updated Section 2.1 Electrical characteristics (curves).
		Minor text changes

DS9354 - Rev 5 page 12/14





Contents

1	Elect	rical ratings	2		
2	Elect	rical characteristics	3		
	2.1	Electrical characteristics (curves)	5		
3	Test	circuits	7		
4					
	4.1	PowerFLAT™ 3.3x3.3 package information	8		
Rev	ision	nistory	.12		
Con	tents		.13		
Disc	laime	r	14		



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

DS9354 - Rev 5 page 14/14