




TAB

## N-channel 60 V, 0.014 $\Omega$ typ., 60 A STripFET II Power MOSFET in a DPAK package


# Features



- Exceptional dv/dt capability
- · 100% avalanche tested
- Low gate charge



Switching applications



**DPAK** 

D(2, TAB) O

AM01475v1 no7en

#### **Description**

This Power MOSFET series has been developed using STMicroelectronics' unique STripFET™ process, which is specifically designed to minimize input capacitance and gate charge. This renders the device suitable for use as primary switch in advanced high-efficiency isolated DC-DC converters for telecom and computer applications, and applications with low gate charge driving requirements.

Product status link
STD60NF06T4

Product summary				
Order code	STD60NF06T4			
Marking	D60NF06			
Package	DPAK			
Packing Tape and reel				



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
$V_{DS}$	Drain-source voltage	60	V	
$V_{DGR}$	Gate-source voltage ( $R_{GS}$ = 20 k $\Omega$ )	60	V	
$V_{GS}$	Gate-source voltage	±20	V	
I-	Drain current (continuous) at T <sub>C</sub> = 25 °C	60	А	
Ι <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	42	А	
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	240	А	
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	110	W	
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{\text{jmax}}$ )	30	А	
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	350	mJ	
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	4	V/ns	
T <sub>stg</sub>	Storage temperature range	-55 to 175	°C	
Tj	Operating junction temperature range	-55 (0 175	, °C	

- 1. Pulse width limited by safe operating area.
- 2. Starting  $T_J = 25$  °C,  $I_D = I_{AR}$ ,  $V_{DD} = 30$  V
- 3.  $I_{SD} \le 60~A$ ,  $di/dt \le 200~A/\mu s$ ,  $V_{DD} \le 24~V$ ,  $T_J \le T_{JMAX}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.36	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W

1. When mounted on 1 inch² FR-4, 2 Oz copper board.

DS12568 - Rev 1 page 2/18



## 2 Electrical characteristics

 $T_{CASE}$  = 25 °C unless otherwise specified

Table 3. On-/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	60			V
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 60 V			1	μΑ
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 60 \text{ V},$ $T_{C} = 175 ^{\circ}\text{C}^{(1)}$			10	μΑ
I <sub>GSS</sub>	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 30 A		0.014	0.016	Ω

<sup>1.</sup> Defined by design, not subject to production test.

**Table 4. Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance	V 25 V f - 1 MHz	-	1810		pF
C <sub>oss</sub>	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$	-	360		pF
C <sub>rss</sub>	Reverse transfer capacitance	VGS - 0 V	-	125		pF
Qg	Total gate charge	V <sub>DD</sub> = 48 V, I <sub>D</sub> = 60 A	-	49	66	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	18		nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 12. Test circuit for gate charge behavior)	-	14		nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 30 \text{ V}, I_D = 30 \text{ A},$	-	16	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	108	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 11. Test circuit for resistive load switching times and		43	-	ns
t <sub>f</sub>	Fall time	Figure 16. Switching time waveform)	-	20	-	ns

Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{SD}^{(1)}$	Forward on voltage	I <sub>SD</sub> = 60 A, V <sub>GS</sub> = 0 V	-		1.3	V

DS12568 - Rev 1 page 3/18




Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 60 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	73		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 25 V, T <sub>J</sub> = 150 °C	-	182		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 13. Test circuit for inductive load switching and diode recovery times)	-	5		Α


<sup>1.</sup> Pulsed: pulse duration = 300 μs, duty cycle 1.5%


DS12568 - Rev 1 page 4/18





### 2.1 Electrical characteristics (curves)











DS12568 - Rev 1 page 5/18



Eigure 7. Capacitance variations

C(pF)

2500

Ciss

Ciss

Coss

0 10 20 30 40 Vos(V)

Figure 8. Normalized gate threshold voltage vs temperature HV03130 Vgs(th) (norm) Vos=Vgs Io=250 pA 1.1 0.9 0.8 0.7 0.6 -100 -50 0 50 100 150 T∫℃>

Figure 9. Normalized on-resistance vs temperature

RDS(ON)

(NORM)

2.5

2


1.5

1

0.5

0

-100 -50 0 50 100 150 T.C)



DS12568 - Rev 1 page 6/18



#### 3 **Test circuits**

Figure 11. Test circuit for resistive load switching times




Figure 12. Test circuit for gate charge behavior





Figure 14. Unclamped inductive load test circuit

Figure 13. Test circuit for inductive load switching and diode recovery times



AM01471v1

Figure 15. Unclamped inductive waveform





Figure 16. Switching time waveform



DS12568 - Rev 1 page 7/18



# 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS12568 - Rev 1 page 8/18



### 4.1 DPAK (TO-252) type A2 package information

Figure 17. DPAK (TO-252) type A2 package outline



DS12568 - Rev 1 page 9/18



Table 7. DPAK (TO-252) type A2 mechanical data


Dim.		mm	
Dilli.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
е	2.159	2.286	2.413
e1	4.445	4.572	4.699
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°


DS12568 - Rev 1 page 10/18





# 4.2 DPAK (TO-252) type C2 package information


Figure 18. DPAK (TO-252) type C2 package outline











0068772\_C2\_25

DS12568 - Rev 1 page 11/18



Table 8. DPAK (TO-252) type C2 mechanical data


Dim.		mm				
Dilli.	Min.	Тур.	Max.			
Α	2.20	2.30	2.38			
A1	0.90	1.01	1.10			
A2	0.00		0.10			
b	0.72		0.85			
b4	5.13	5.33	5.46			
С	0.47		0.60			
c2	0.47		0.60			
D	6.00	6.10	6.20			
D1	5.10		5.60			
E	6.50	6.60	6.70			
E1	5.20		5.50			
е	2.186	2.286	2.386			
Н	9.80	10.10	10.40			
L	1.40	1.50	1.70			
L1		2.90 REF				
L2	0.90		1.25			
L3		0.51 BSC				
L4	0.60	0.80	1.00			
L6		1.80 BSC				
θ1	5°	7°	9°			
θ2	5°	7°	9°			
V2	0°		8°			

DS12568 - Rev 1 page 12/18



# 4.3 DPAK (TO-252) footprint information

Figure 19. DPAK (TO-252) recommended footprint (dimensions are in mm)




FP\_0068772\_25


DS12568 - Rev 1 page 13/18



## 4.4 DPAK (TO-252) packing information

Figure 20. DPAK (TO-252) tape outline






AM08852v1

DS12568 - Rev 1 page 14/18



Figure 21. DPAK (TO-252) reel outline



AM06038v1

Table 9. DPAK (TO-252) tape and reel mechanical data

Таре			Reel		
Dim.	n	nm	Dim.	n	nm
Dilli.	Min.	Max.		Min.	Max.
A0	6.8	7	А		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Е	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Bas	e qty.	2500
P1	7.9	8.1	Bull	k qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

DS12568 - Rev 1 page 15/18



## **Revision history**

Table 10. Document revision history

Date	Version	Changes
03-May-2018	1	Initial release.

DS12568 - Rev 1 page 16/18





## **Contents**

1	Elect	rical ratings	2		
2	Electrical characteristics				
	2.1	Electrical characteristics (curves)			
3	Test	circuits	7		
4	Pack	ckage information			
	4.1	DPAK (TO-252) type A2 package information	8		
	4.2	DPAK (TO-252) type C2 package information	10		
	4.3	DPAK (TO-252) footprint information	12		
	4.4	DPAK (TO-252) packing information	13		
Rev	ision	history	16		



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS12568 - Rev 1 page 18/18