



# Automotive-grade N-channel 30 V, 4 mΩ typ., 80 A STripFET™ H6 Power MOSFET in a PowerFLAT™ 5x6 package



#### PowerFLAT™ 5x6





# Product status link STL86N3LLH6AG

Product summary				
Order code STL86N3LLH6AG				
Marking	86N3LLH6			
Package	PowerFLAT™ 5x6			
Packing	Tape and reel			

#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	l <sub>D</sub>
STL86N3LLH6AG	30 V	5.2 mΩ	80 A



- AEC-Q101 qualified
- Very low on-resistance
- Very low gate charge
- · High avalanche ruggedness
- · Low gate drive power loss
- · Logic level
- · Wettable flank package

### **Applications**

· Switching applications

### **Description**

This device is an N-channel Power MOSFET developed using the STripFET<sup>TM</sup> H6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low  $R_{DS(on)}$  in all packages.



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	30	V
V <sub>GS</sub>	Gate-source voltage	± 20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	80	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 70 °C	60	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	51	Α
I <sub>DM</sub> , <sup>(2) (1)</sup>	Drain current (pulsed)	320	А
I <sub>D</sub> <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	21	Α
I <sub>D</sub> <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 70 °C	15.7	Α
I <sub>D</sub> <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	13.1	Α
I <sub>DM</sub> , <sup>(2)</sup> (3)	Drain current (pulsed)	84	Α
P <sub>TOT</sub> (1)	Total power dissipation at T <sub>C</sub> = 25 °C	60	100
P <sub>TOT</sub> (3)	Total power dissipation at T <sub>pcb</sub> = 25 °C	4	W
T <sub>stg</sub>	Storage temperature range	EE to 150	°C
Tj	Operating junction temperature range	- 55 to 150	

- 1. The value is rated according to  $R_{thj-c.}$ .
- 2. Pulse width limited by safe operating area.
- 3. The value is rated according to  $R_{thj-pcb.}$ .

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	2.08	°C/W
R <sub>thj-pcb</sub> (1)	Thermal resistance junction-pcb	31.3	C/VV

1. When mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s

DS10615 - Rev 5 page 2/17



# 2 Electrical characteristics

( $T_C$  = 25 °C unless otherwise specified).

Table 3. On/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	30			V
l	Zero gate voltage	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 30 V			1	
I <sub>DSS</sub>	drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}, T_{C} = 125 ^{\circ}\text{C}^{(1)}$			10	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ± 20 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	1	1.7	2.5	V
Page	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10.5 A		4	5.2	mΩ
R <sub>DS(on)</sub>		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 10.5 A		6.7	7.6	mΩ

<sup>1.</sup> Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz,	1350	1690	2030	pF
C <sub>oss</sub>	Output capacitance	$V_{DS} = 25 \text{ V}, 1 - 1 \text{ IVITIZ},$ $V_{CS} = 0 \text{ V}$	230	290	350	pF
C <sub>rss</sub>	Reverse transfer capacitance	VGS - 0 V	140	176	210	pF
Qg	Total gate charge	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 21 A,	-	17	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 4.5 V	-	8	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 12. Test circuit for resistive load switching times)	-	6	-	nC
R <sub>G</sub>	Gate input resistance	f = 1 MHz, I <sub>D</sub> = 0 A	1.25	1.7	1.2	Ω

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 10.5 A,	-	9.5	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	30	-	ns
t <sub>d(off)</sub>	Turn-off delay time	See Figure 12. Test circuit for	-	37	-	ns
t <sub>f</sub>	Fall time	resistive load switching times and Figure 17. Switching time waveform	-	12	-	ns

DS10615 - Rev 5 page 3/17



Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		21	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		84	Α
V <sub>SD</sub> (2)	Forward on voltage	I <sub>SD</sub> = 21 A, V <sub>GS</sub> = 0 V	-		1.1	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 10.5 A, di/dt = 100 A/μs	-	24		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 25 V	-	16.8		nC
I <sub>RRM</sub>	Reverse recovery current	See Figure 14. Test circuit for inductive load switching and diode recovery times	-	1.4		Α


<sup>1.</sup> Pulse width limited by safe operating area.


DS10615 - Rev 5 page 4/17


<sup>2.</sup> Pulsed: pulse duration =  $300 \mu s$ , duty cycle 1.5%.




## 2.1 Electrical characteristics (curves)









DS10615 - Rev 5 page 5/17



Figure 5. Normalized V<sub>(BR)DSS</sub> vs temperature




Figure 6. Static drain-source on-resistance




Figure 7. Gate charge vs gate-source voltage




Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature





Figure 10. Normalized on resistance vs temperature



DS10615 - Rev 5 page 6/17






Figure 11. Source-drain diode forward characteristics

DS10615 - Rev 5 page 7/17



## 3 Test circuit

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS10615 - Rev 5 page 8/17



# 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS10615 - Rev 5 page 9/17



## 4.1 PowerFLAT™ 5x6 WF type R package information

Figure 18. PowerFLAT™ 5x6 WF type R package outline



DS10615 - Rev 5 \_\_\_\_\_\_ page 10/17



Table 7. PowerFLAT™ 5x6 WF type R mechanical data

Dim.		mm	
Diin.	Min.	Тур.	Max.
A	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.4	0.55
D6	0.15	0.3	0.45
е		1.27	
Е	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
K	1.275		1.575
L	0.725	0.825	0.925
L1	0.175	0.275	0.375
θ	0°		12°

DS10615 - Rev 5 page 11/17



0.65 (x4)

-1.27

-1.27

-3.81

-5.40

-4.60

-6.60

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40

-7.40


Figure 19. PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

DS10615 - Rev 5 page 12/17



## 4.2 PowerFLAT™ 5x6 WF packing information

Figure 20. PowerFLAT™ 5x6 WF tape (dimensions are in mm)




- Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is  $\pm$  0.20 .
- (III) Measured from centreline of sprocket hole to centreline of pocket.

Base and bulk qua ntity 3000 pcs

8234350\_TapeWF\_rev\_C

Figure 21. PowerFLAT™ 5x6 package orientation in carrier tape



DS10615 - Rev 5 page 13/17



PRIT NO.

RELID

OCERETALL

8234350\_Reel\_rev\_C

Figure 22. PowerFLAT™ 5x6 reel (dimensions are in mm)

DS10615 - Rev 5 page 14/17



# **Revision history**

**Table 8. Document revision history** 

Date	Revision	Changes
26-Sep-2014	1	First release.
21-Jan-2015	2	Document status promoted from preliminary to production data.  Updated Section 4: Package mechanical data.
03-Feb-2015	3	Updated title and features in cover page.
03-Oct-2016	4	Updated title and features in cover page.  Updated Table 1. Absolute maximum ratings and Table 3. On/off-states.  Changed Figure 1. Safe operating area and Figure 2. Thermal impedance.
11-Feb-2019	5	Updated Section 4 Package information Minor text changes.

DS10615 - Rev 5 page 15/17



# **Contents**

1	Elec	trical ratingstrical ratings	2
2		etrical characteristics	
		Electrical characteristics (curves)	
3		circuit	
4	Pac	kage information	9
	4.1	PowerFLAT™ 5x6 WF type R package information	9
	4.2	PowerFLAT™ 5x6 WF packing information	13
Rev	ision	history	15
Con	tents		16



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS10615 - Rev 5 page 17/17