

MOSFET

StrongIRFET™ 2 Power-Transistor, 30 V

Features

- Optimized for a wide range of applications
- N-channel, logic level
- 100% avalanche tested
- 175°C rated
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21

Product validation


Qualified according to JEDEC Standard

Table 1 Key performance parameters

Parameter	Value	Unit
$V_{ m DS}$	30	V
$R_{\mathrm{DS(on),max}}$	1.5	mΩ
I _D	214	А
$Q_{ m oss}$	39	nC
Q _G (0V4.5V)	24	nC

PG-TDSON-8









Type / Ordering code	Package	Marking	Related links
ISC015N03LF2S	PG-TDSON-8	015N03F2	-

Public

StronglRFET™ 2 Power-Transistor, 30 V ISC015N03LF2S



Table of contents

Description	1
Maximum ratings	3
Thermal characteristics	4
Electrical characteristics	5
Electrical characteristics diagrams	7
Package outlines	11
Revision history	14
Trademarks	14
Disclaimer	14

StrongIRFET™ 2 Power-Transistor, 30 V ISC015N03LF2S



1 Maximum ratings

at T_{Δ} =25 °C, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Linit	Note / Test condition	
raiailletei	Syllibot	Min.	Тур.	Max.	Oilit	Note / Test condition	
Continuous drain current ¹⁾	I _D	-	-	214 151 43	А	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm THJA}$ =50 °C/W ²⁾	
Pulsed drain current ³⁾	I _{D,pulse}	-	-	856	Α	<i>T</i> _c =25 °C	
Avalanche energy, single pulse ⁴⁾	E _{AS}	-	-	246 493	mJ	$I_{\rm D}$ =50 A, $R_{\rm GS}$ =25 Ω $I_{\rm D}$ =25 A, $R_{\rm GS}$ =25 Ω	
Gate source voltage	$V_{\rm GS}$	-20	-	20	V	-	
Power dissipation	P_{tot}	-	-	125 3.0	w	$T_{\rm C}$ =25 °C $T_{\rm A}$ =25 °C, $R_{\rm THJA}$ =50 °C/W ²⁾	
Operating and storage temperature	$T_{\rm j}, T_{\rm stg}$	-55	-	175	°C	-	

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.

Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.

³⁾ See Diagram 3 for more detailed information

⁴⁾ See Diagram 13 for more detailed information

StronglRFET™ 2 Power-Transistor, 30 V ISC015N03LF2S



2 Thermal characteristics

Table 3 Thermal characteristics

Davamatav	Cymphal	Values			l lmit	Note / Test condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test condition
Thermal resistance, junction - case	R_{thJC}	-	-	1.2	°C/W	
Thermal resistance, junction - case, top	R_{thJC}	-	-	20	°C/W	
Thermal resistance, junction - ambient, minimal footprint ⁵⁾	R_{thJA}	-	-	50	°C/W	

Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.

StronglRFET™ 2 Power-Transistor, 30 V ISC015N03LF2S



3 Electrical characteristics

at T_i =25 °C, unless otherwise specified

Table 4 Static characteristics

Parameter	Symbol	Values			Linit	Note / Test condition
raiailletei	Symbol	Min.	Тур.	Max.		Note / Test condition
Drain-source breakdown voltage	$V_{(BR)DSS}$	30	-	-	V	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =2 mA
Gate threshold voltage	$V_{\rm GS(th)}$	1.35	1.85	2.35	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 60 \mu \text{A}$
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	$V_{\rm DS}$ =30 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C $V_{\rm DS}$ =30 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =125 °C
Gate-source leakage current	I _{GSS}	-	10	100	nA	$V_{\rm GS}$ =20 V, $V_{\rm DS}$ =0 V
Drain-source on-state resistance	$R_{\rm DS(on)}$	-	1.28 1.69	1.5 2.6	mΩ	V_{GS} =10 V, I_{D} =50 A V_{GS} =4.5 V, I_{D} =25 A
Gate resistance	R_{G}	-	1.9	-	Ω	-
Transconductance ⁶⁾	g_{fs}	85	-	-	S	$ V_{\rm DS} \ge 2 I_{\rm D} R_{\rm DS(on)max}, I_{\rm D} = 50 \text{ A}$

⁶⁾ Defined by design. Not subject to production test.

Table 5 Dynamic characteristics

Parameter	Symbol	Values			Linit	Note / Test condition
	Symbol	Min.	Тур.	Max.	Oilit	Note / Test condition
Input capacitance	C _{iss}	-	3400	-	pF	
Output capacitance	C _{oss}	-	660	-	pF	V_{GS} =0 V, V_{DS} =15 V, f =1 MHz
Reverse transfer capacitance	C _{rss}	-	170	-	pF	
Turn-on delay time	$t_{\sf d(on)}$	-	19	-	ns	
Rise time	t _r	-	13	-	ns	V_{DD} =15 V, V_{GS} =4.5 V, I_{D} =50 A,
Turn-off delay time	$t_{\sf d(off)}$	-	15	-	ns	$R_{\rm G,ext}$ =1.6 Ω
Fall time	t_{f}	-	8.3	-	ns	

Table 6 Gate charge characteristics 7)

Parameter	Symbol	Values			Unit	 Note / Test condition
raiametei	Symbol	Min.	Тур.	Max.		Note / Test condition
Gate to source charge	$Q_{\rm gs}$	-	11	-	nC	
Gate charge at threshold	$Q_{\rm g(th)}$	-	6.2	-	nC	
Gate to drain charge	Q_{gd}	-	7.2	-	nC	15 V / 50 A V O A A 5 V
Switching charge	$Q_{\rm sw}$	-	12	-	nC	$V_{\rm DD}$ =15 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 4.5 V
Gate charge total ⁸⁾	$Q_{ m g}$	-	24	36	nC	
Gate plateau voltage	$V_{ m plateau}$	-	3.2	-	V	
Gate charge total ⁸⁾	$Q_{ m g}$	-	50	75	nC	$V_{\rm DD}$ =15 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total, sync. FET	$Q_{\rm g(sync)}$	-	21	_	nC	$V_{\rm DS}$ =0.1 V, $V_{\rm GS}$ =0 to 4.5 V

StronglRFET™ 2 Power-Transistor, 30 V ISC015N03LF2S



Table 6 Gate charge characteristics 7)

Parameter	Symbol		Values		Unit	Note / Test condition
rarameter	Syllibot	Min.	Тур.	Max.		
Output charge	$Q_{\rm oss}$	-	39	-	nC	$V_{\rm DS}$ =15 V, $V_{\rm GS}$ =0 V

 $^{^{7)}\ \ \,}$ See "Gate charge waveforms" for parameter definition


Table 7 Reverse diode


Parameter	Symbol	Values			l lmit	Note / Test condition	
raiailletei	Syllibot	Min.	Тур.	Max.		Note / Test condition	
Diode continuous forward current	Is	-	-	122	Α	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	856	Α		
Diode forward voltage	$V_{\rm SD}$	-	0.80	1.0	V	V _{GS} =0 V, I _F =50 A, T _j =25 °C	
Reverse recovery time	t _{rr}	-	18	-	ns	\/ =15 \/ \/ =50 \\ di/d←500 \/\uc	
Reverse recovery charge	$Q_{\rm rr}$	-	54	-	nC	$V_{\rm R}$ =15 V, $I_{\rm F}$ =50 A, d $i_{\rm F}$ /d t =500 A/ μ s	

⁸⁾ Defined by design. Not subject to production test.





4 Electrical characteristics diagrams





























5 Package outlines




Figure 1 Outline PG-TDSON-8, dimensions in mm






Figure 2 Footprint drawing PG-TDSON-8, dimensions in mm






Figure 3 Packaging variant PG-TDSON-8, dimensions in mm

StrongIRFET™ 2 Power-Transistor, 30 V ISC015N03LF2S



Revision history

ISC015N03LF2S

Revision 2024-11-25, Rev. 1.1

Previous revisions

Revision	Date	Subjects (major changes since last revision)
1.0	2024-10-08	Release of final
1.1	2024-11-25	updated product validation to "JEDEC standard" and Package outline

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2024 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www. infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.