


N-channel 600 V, 32 m Ω typ., 72 A, MDmesh M6 Power MOSFET in a TO-247 long leads package





Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STWA75N60M6	600 V	36 mΩ	72 A

- · Reduced switching losses
- Lower R_{DS(on)} per area vs previous generation
- Low gate input resistance
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications
- LLC converters
- Boost PFC converters

Description

The new MDmesh M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent $R_{DS(on)}$ per area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum end-application efficiency.



Product status link STWA75N60M6

Product summary			
Order code	STWA75N60M6		
Marking	75N60M6		
Package	TO-247 long leads		
Packing	Tube		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±25	V
I_	Drain current (continuous) at T _C = 25 °C	72	Α
I _D	Drain current (continuous) at T _C = 100 °C	45	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	288	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	446	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	V/IIS
T _{stg}	Storage temperature range	-55 to 150	°C
T _J	Operating junction temperature range	-55 (0 150	

- 1. Pulse width is limited by safe operating area.
- 2. $I_{SD} \le 72$ A, di/dt = 400 A/ μ s, $V_{DS(peak)} < V_{(BR)DSS}$, $V_{DD} = 400$ V
- 3. $V_{DS} \le 480 \text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.28	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{Jmax})	11	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	1.4	J

DS12418 - Rev 3 page 2/12



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On /off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
		V _{GS} = 0 V, V _{DS} = 600 V			1	
I _{DSS}	Zero-gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			100	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3.25	4	4.75	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 36 A		32	36	mΩ

^{1.} Specified by design, not tested in production.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	4850	-	pF
C _{oss}	Output capacitance	V _{GS} = 0 V, V _{DS} = 100 V, f = 1 MHz	-	380	-	pF
C _{rss}	Reverse transfer capacitance		-	3.5	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{GS} = 0 V, V _{DS} = 0 to 480 V	-	851	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	1.5	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 72 A,	-	106	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	32	-	nC
Q _{gd}	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	-	45	-	nC

^{1.} $C_{\text{oss eq.}}$ is defined as the constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d (on)}	Turn-on delay time	V _{DD} = 300 V, I _D = 36 A,	-	35	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	38	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times and Figure 18. Switching time waveform)	-	90	-	ns
t _f	Fall time		-	12	-	ns

DS12418 - Rev 3 page 3/12



Table 7. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		72	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		288	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 72 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 72 A, di/dt = 100 A/μs,	-	367		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V (see Figure 15. Test	-	6.4		μC
I _{RRM}	Reverse recovery current	circuit for inductive load switching and diode recovery times)	-	35		Α
t _{rr}	Reverse recovery time	I _{SD} = 72 A, di/dt = 100 A/μs,	-	552		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _J = 150 °C	-	13.7		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	49.6		A

- 1. Pulse width is limited by safe operating area.
- 2. Pulse test: pulse duration = 300 μs, duty cycle 1.5%.

DS12418 - Rev 3 page 4/12



2.1 Electrical characteristics (curves)









Figure 3. Output characteristics GADG111220170909OCH Ι_D (A) V_{GS} = 10 V 250 V_{GS} = 9 V $V_{GS} = 8 V$ 200 150 $V_{GS} = 7 V$ 100 $V_{GS} = 6 V$ 50 $\vec{V}_{DS}(V)$ 10 12







DS12418 - Rev 3 page 5/12



Figure 7. Normalized on-resistance vs temperature




Figure 8. Normalized $V_{(BR)DSS}$ vs temperature




Figure 9. Capacitance variations




Figure 10. Normalized gate threshold voltage vs temperature




Figure 11. Output capacitance stored energy





Figure 12. Source-drain diode forward characteristics



DS12418 - Rev 3 page 6/12



3 Test circuits

Figure 13. Test circuit for resistive load switching times

V_{GS}

V_D

D.U.T.

AM01468v1

Figure 14. Test circuit for gate charge behavior

OV_{DD}

RL

1_G = CONST


100 Ω

D.U.T.

47 kΩ

AM01469v10

Figure 15. Test circuit for inductive load switching and diode recovery times






Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS12418 - Rev 3 page 7/12




4 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-247 long leads package information

Figure 19. TO-247 long leads package outline



BACK VIEW

8463846_5

DS12418 - Rev 3 page 8/12



Table 8. TO-247 long leads package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
A	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.26
b2			3.25
b3			2.25
С	0.59		0.66
D	20.90	21.00	21.10
E	15.70	15.80	15.90
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
е	5.34	5.44	5.54
L	19.80	19.92	20.10
L1			4.30
M	0.35		0.95
Р	3.50	3.60	3.70
Q	5.60		6.00
S	6.05	6.15	6.25
aaa		0.04	0.10

DS12418 - Rev 3 page 9/12



Revision history

Table 9. Document revision history

Date	Version	Changes
11-Dec-2017	1	Initial version
		Removed maturity status indication from cover page. The document status is production data.
30-Nov-2018	2	Updated Table 1. Absolute maximum ratings and Table 5. Dynamic.
30-INOV-2018		Updated Figure 5. Gate charge vs gate-source voltage and Figure 14. Test circuit for gate charge behavior.
		Minor text changes.
03-Feb-2025	2	Updated Section 4.1: TO-247 long leads package information.
U3-Fe0-2025	3	Minor text changes.

DS12418 - Rev 3 page 10/12





Contents

1	Elec	ctrical ratings	2
2	Elec	ctrical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	t circuits	7
4	Pac	kage information	8
	4.1	TO-247 long leads package information	8
Rev	ision	history	10



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS12418 - Rev 3 page 12/12