

### **OptiMOS**<sup>™</sup>3 M-Series Power-MOSFET

### **Features**

- Dual N-channel
- Optimized for 5V driver application (Notebook, VGA, POL)
- $\bullet$  Low  $\mathsf{FOM}_\mathsf{SW}$  for High Frequency SMPS
- 100% Avalanche tested
- Very low on-resistance  $R_{\,\mathrm{DS(on)}}$  @  $V_{\,\mathrm{GS}}$ =4.5 V
- Excellent gate charge x R DS(on) product (FOM)
- · Qualified for consumer level application
- Pb-free plating; RoHS compliant
- Halogen-free according to IEC61249-2-21





Туре	Package	Marking	
BSO150N03MD G	PG-DSO-8	150N03MD	

### **Maximum ratings,** at $T_i$ =25 °C, unless otherwise specified


Parameter	Symbol	Conditions	Va	lue	Unit
			10 secs	steady state	
Continuous drain current <sup>1)</sup>	I <sub>D</sub>	V <sub>GS</sub> =10 V, T <sub>A</sub> =25 °C	9.3	8	Α
		V <sub>GS</sub> =10 V, T <sub>A</sub> =90 °C	6.4	5.4	
		V <sub>GS</sub> =4.5 V, T <sub>A</sub> =25 °C	8.4	7	
		V <sub>GS</sub> =4.5 V, T <sub>A</sub> =90 °C	5.8	4.9	
Pulsed drain current <sup>2)</sup>	I <sub>D,pulse</sub>	T <sub>A</sub> =25 °C	65		
Avalanche current, single pulse <sup>3)</sup>	IAS	T <sub>A</sub> =25 °C	9.3		
Avalanche energy, single pulse	E <sub>AS</sub>	$I_{\rm D}$ =9.3 A, $R_{\rm GS}$ =25 $\Omega$	2	20	mJ
Gate source voltage	V <sub>GS</sub>		±	20	V
Power dissipation <sup>1)</sup>	P tot	T <sub>A</sub> =25 °C	2	1.4	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 150		°C
IEC climatic category; DIN IEC 68-1			55/150/56		

### **Product Summary**

V <sub>DS</sub>		30	V
$R_{\mathrm{DS(on),max}}$	V <sub>GS</sub> =10 V	15	mΩ
	V <sub>GS</sub> =4.5 V	18.2	
I <sub>D</sub>		9.3	Α

### PG-DSO-8







Parameter	Symbol	Conditions		Values		Unit
			min.	typ.	max.	
Thermal characteristics						
Thermal resistance, junction - soldering point	R <sub>thJS</sub>		-	1	50	K/W
Thermal resistance, junction - ambient	R <sub>thJA</sub>	minimal footprint, t <sub>p</sub> ≤10 s	-	-	110	
		minimal footprint, steady state	-	-	150	
		6 cm² cooling area <sup>1)</sup> , t <sub>p</sub> ≤10 s	-	-	62.5	
		6 cm <sup>2</sup> cooling area <sup>1)</sup> , steady state	-	-	90	

### **Electrical characteristics,** at $T_{\rm j}$ =25 °C, unless otherwise specified

### **Static characteristics**

Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> =0 V, I <sub>D</sub> =1 mA	30	1	1	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS}$ = $V_{\rm GS}$ , $I_{\rm D}$ =250 $\mu A$	1	1	2	
Zero gate voltage drain current $I_{DSS}$ $V_{DS}=30 \text{ V}, V_{GS}=0 \text{ V}, T_{j}=25 \text{ °C}$		1	0.1	10	μΑ	
		V <sub>DS</sub> =30 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =125 °C	-	10	100	
Gate-source leakage current	I <sub>GSS</sub>	V <sub>GS</sub> =16 V, V <sub>DS</sub> =0 V	-	10	100	nA
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =4.5 V, I <sub>D</sub> =8.4 A	1	14.6	18.2	mΩ
		V <sub>GS</sub> =10 V, I <sub>D</sub> =9.3 A	-	12.5	15	
Gate resistance	R <sub>G</sub>		0.5	1.1	1.9	Ω
Transconductance	$g_{ m fs}$	$ V_{\rm DS}  > 2 I_{\rm D} R_{\rm DS(on)max},$ $I_{\rm D} = 9.3 \text{ A}$	12	24	-	S

 $<sup>^{1)}</sup>$  Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70  $\mu m$  thick) copper area for drain connection. PCB is vertical in still air. One transistor active.

<sup>&</sup>lt;sup>2)</sup> See figure 3 for more detailed information

<sup>&</sup>lt;sup>3)</sup> See figure 13 for more detailed information



Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Dynamic characteristics						
Input capacitance	C iss		-	970	1300	pF
Output capacitance	C oss	V <sub>GS</sub> =0 V, V <sub>DS</sub> =15 V, f=1 MHz	-	340	450	1
Reverse transfer capacitance	C <sub>rss</sub>	]	-	20	-	
Turn-on delay time	t <sub>d(on)</sub>		-	7.3	-	ns
Rise time	t <sub>r</sub>	V <sub>DD</sub> =15 V, V <sub>GS</sub> =4.5 V,	-	3.8	-	
Turn-off delay time	t <sub>d(off)</sub>	$I_{\rm D}$ =9.3 A, $R_{\rm G}$ =1.6 $\Omega$	-	8.7	-	
Fall time	t <sub>f</sub>	]	-	4.2	-	
Gate Charge Characteristics <sup>4)</sup>						
Gate to source charge	Q <sub>gs</sub>		-	2.8	-	nC
Gate charge at threshold	Q <sub>g(th)</sub>	]	-	1.5	-	
Gate to drain charge	Q <sub>gd</sub>	V <sub>DD</sub> =15 V, I <sub>D</sub> =9.3 A,	-	1.4	-	
Switching charge	Q <sub>sw</sub>	V <sub>GS</sub> =0 to 4.5 V	-	2.6	-	
Gate charge total	Q <sub>g</sub>	]	-	6.1	8	
Gate plateau voltage	V <sub>plateau</sub>		-	2.9	-	٧
Gate charge total	Q <sub>g</sub>	$V_{\rm DD}$ =15 V, $I_{\rm D}$ =9.3 A, $V_{\rm GS}$ =0 to 10 V	-	12.6	17	nC
Gate charge total, sync. FET	Q <sub>g(sync)</sub>	V <sub>DS</sub> =0.1 V, V <sub>GS</sub> =0 to 4.5 V	-	5.3	7.0	
Output charge	Q oss	V <sub>DD</sub> =15 V, V <sub>GS</sub> =0 V	-	8.9	12	
Reverse Diode	•			•	•	
Diode continuous forward current	Is	T -25 °C	-	-	2.4	Α
Diode pulse current	I <sub>S,pulse</sub>	T <sub>A</sub> =25 °C	-	-	65	
Diode forward voltage	V <sub>SD</sub>	V <sub>GS</sub> =0 V, I <sub>F</sub> =9.3 A, T <sub>j</sub> =25 °C	-	0.87	1.1	V
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =15 V, $I_F$ = $I_S$ , $di_F$ / $dt$ =400 A/ $\mu$ s	-	-	10	nC

<sup>&</sup>lt;sup>4)</sup> See figure 16 for gate charge parameter definition




### 1 Power dissipation


$$P_{\text{tot}}$$
=f( $T_A$ );  $t_p \le 10 \text{ s}$ 

### 2 Drain current

$$I_{\rm D}$$
=f( $T_{\rm A}$ );  $t_{\rm p}$  ≤10 s

parameter:  $V_{\rm GS}$ 






### 3 Safe operating area


$$I_D = f(V_{DS}); T_A = 25 \, ^{\circ}C^{2}; D = 0$$

parameter:  $t_{\rm p}$ 

# **4 Max.** transient thermal impedance $Z_{\mathrm{thJA}} = \mathrm{f}(t_{\mathrm{p}})^{2)}$

parameter:  $D = t_p/T$ 







### 5 Typ. output characteristics

 $I_D = f(V_{DS}); T_j = 25 °C$ 


parameter:  $V_{\rm GS}$ 

## 50 40 40 40 30 3.5 V 3.5 V 3.2 V 3.2 V 3.2 V V<sub>DS</sub> [V]

### 6 Typ. drain-source on resistance

 $R_{DS(on)}=f(I_D); T_j=25 \text{ }^{\circ}\text{C}$ 


parameter:  $V_{\rm GS}$ 



### 7 Typ. transfer characteristics


 $I_{D}$ =f( $V_{GS}$ );  $|V_{DS}|$ >2 $|I_{D}|R_{DS(on)max}$ 

parameter:  $T_{\rm j}$ 



### 8 Typ. forward transconductance

$$g_{fs}$$
=f( $I_D$ );  $T_j$ =25 °C







### 9 Drain-source on-state resistance

$$R_{DS(on)} = f(T_j); I_D = 9.3 A; V_{GS} = 10 V$$

### 10 Typ. gate threshold voltage

$$V_{\rm GS(th)}$$
=f( $T_{\rm j}$ );  $V_{\rm GS}$ = $V_{\rm DS}$ ;  $I_{\rm D}$ =250  $\mu A$ 






### 11 Typ. capacitances


 $C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$ 

### 12 Forward characteristics of reverse diode

$$I_{\mathsf{F}} = \mathsf{f}(V_{\mathsf{SD}})$$

parameter:  $T_{\rm j}$ 







### 13 Avalanche characteristics

 $I_{\mathsf{AS}}$ =f( $t_{\mathsf{AV}}$ );  $R_{\mathsf{GS}}$ =25  $\Omega$ 


parameter:  $T_{j(start)}$ 

# 10 25 °C 100 °C 125 °C 125 °C 100 °C 125 °C

### 14 Typ. gate charge


 $V_{\rm GS}$ =f( $Q_{\rm gate}$ );  $I_{\rm D}$ =9.3 A pulsed

parameter:  $V_{\rm DD}$ 




### 15 Drain-source breakdown voltage

 $V_{BR(DSS)}=f(T_i); I_D=1 \text{ mA}$ 




### 16 Gate charge waveforms






### Package Outline

### PG-DSO-8: Outline



1) DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DIM	DIM MILLIMETERS		INCH	HES		
ЫМ	MIN	MAX	MIN	MAX		
Α		1.75	7	0.069		
A1	0.10	-	0.004	-		
A2	1.25	1.65	0.049	0.065		
b	0.35	0.51	0.014	0.020		
С	0.17	0.25	0.007	0.010		
D	4.80	5.00	0.189	0.197		
Ε	5.80	6.20	0.228	0.244		
E1	3.80	4.00	0.150	0.157		
е	1.	1.27		0.050		
N	T	8		8		
L	0.39	0.89	0.015	0.035		
h	0.23	0.50	0.009	0.020		
Θ	0°	8°	0°	8°		
Θ <sub>1</sub>	-	19°	-	19°		
ccc	0.	10	0.0	004		
ddd	0.25		0.0	010		
F1	5.59	5.79	0.220	0.228		
F2	0.55	0.75	0.022	0.030		
F3	1.21	1.41	0.048	0.056		





Published by Infineon Technologies AG 81726 Munich, Germany © 2008 Infineon Technologies AG All Rights Reserved.

### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.