

AOD296A/AOI296A

100V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGT[™] technology
- Low R_{DS(ON)}
 Logic Level Driving
- Excellent $Q_G \times R_{DS(ON)}$ Product (FOM)
- Pb-Free lead Plating, RoHS and Halogen-Free Compliant

Applications


• High Frequency Switching and Synchronous Recfification

Product Summary

 V_{DS} 100V 70A I_D (at V_{GS} =10V) R_{DS(ON)} (at V_{GS}=10V) $< 8.3 m\Omega$ $R_{DS(ON)}$ (at V_{GS} =4.5V) < 10.6mΩ

100% UIS Tested 100% Rg Tested





Orderable Part Number	derable Part Number Package Type		Minimum Order Quantity		
AOD296A	TO-252	Tape & Reel	2500		
AOI296A	TO-251A	Tube	4000		

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	100	V	
Gate-Source Voltage		V _{GS}	±20	V	
Continuous Drain T _C =25°C		L	70		
Current ^G	T _C =100°C	I _D	45	A	
Pulsed Drain Current ^c		I _{DM}	195		
Continuous Drain	T _A =25°C		19	Α	
Current	T _A =70°C	IDSM	15		
Avalanche Current ^C		I _{AS}	33	A	
Avalanche energy	L=0.1mH	E _{AS}	54	mJ	
V _{DS} Spike ¹	10µs	V _{SPIKE}	120	V	
	T _C =25°C	P _D	89	W	
Power Dissipation ^B	T _C =100°C	- D	35	VV	
	T _A =25°C	P _{DSM}	6.2	W	
Power Dissipation ^A	T _A =70°C	F DSM	4.0	VV	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C	

Thermal Characteristics					
Parameter		Symbol	Тур	Max	Units
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	1.1	1.4	°C/W



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	$I_D = 250 \mu A, V_{GS} = 0 V$				V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V				1	μΑ
	Zero Gate Voltage Drain Current		T _J =55°C			5	
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		1.3	1.75	2.3	V
		V_{GS} =10V, I_D =20A			6.8	8.3	mΩ
R _{DS(ON)}	Static Drain-Source On-Resistance		T _J =125°C		12.2	14.8	
		V_{GS} =4.5V, I_D =20A			8.0	10.6	mΩ
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_{D}=20A$	V_{DS} =5V, I_D =20A		90		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.7	1	V
I _S	Maximum Body-Diode Continuous Current ^G					70	Α
DYNAMI	C PARAMETERS		•			•	•
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, f=1MHz			3130		pF
C _{oss}	Output Capacitance				245		pF
C_{rss}	Reverse Transfer Capacitance				12.5		pF
R_g	Gate resistance	f=1MHz		0.7	1.4	2.1	Ω
SWITCH	ING PARAMETERS						
Q _g (10V)	Total Gate Charge				42	60	nC
Q _g (4.5V)	Total Gate Charge	\/10\/_\/50\/_\	V _{GS} =10V, V _{DS} =50V, I _D =20A		18.5	28	nC
Q_{gs}	Gate Source Charge	- V _{GS} =10V, V _{DS} =50V, I _D =20A			7.5		nC
Q_{gd}	Gate Drain Charge				4.5		nC
$t_{D(on)}$	Turn-On DelayTime				8		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2.5 Ω , R_{GEN} =3 Ω			5		ns
$t_{D(off)}$	Turn-Off DelayTime				41		ns
t _f	Turn-Off Fall Time				7		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			30		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs			150		nC

A. The value of $R_{0,IA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{8JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =150° C. D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating.


G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C.

I. L=100uH, Fsw=1Hz, Tj≤150C by repetitive UIS.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







100




I_D (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature (Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{SD} (Volts)
Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

Rev.2.0: August 2020 Page 5 of 6 www.aosmd.com



Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

