

PerFET™ Power Transistor

FEATURES

- Excellent FOM
- Reliability meets AEC-Q101 requirements
- Wettable flank leads for enhanced AOI
- 100% UIS and Rg tested
- 175°C operating junction temperature
- RoHS Compliant
- Halogen-free



APPLICATIONS

- Solenoid and motor drivers
- DC-DC converters
- Load Switch
- SMPS

KEY PERFORMANCE PARAMETERS			
PARAMETER		VALUE	UNIT
V_{DS}		80	V
$R_{DS(on)}$ (max)	$V_{GS} = 10V$	14.5	mΩ
	$V_{GS} = 7V$	17.2	
Q_g	$V_{GS} = 10V$	13	nC



PDFN56U



Note: MSL 1 (Moisture Sensitivity Level) per J-STD-020

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise noted)				
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V _{DS}	80	V
Gate-Source Voltage		V _{GS}	±20	V
Continuous Drain Current	T _C = 25°C	I _D	52	A
	T _C = 100°C		37	
	T _A = 25°C		10	
Pulsed Drain Current (Note 1)		I _{DM}	208	A
Single Pulse Avalanche Current (Note 2)		I _{AS}	14.8	A
Single Pulse Avalanche Energy (Note 2)		E _{AS}	33	mJ
Total Power Dissipation	T _C = 25°C	P _D	82	W
	T _C = 125°C		27	
Operating Junction and Storage Temperature Range		T _J , T _{STG}	- 55 to +175	°C

THERMAL PERFORMANCE			
PARAMETER	SYMBOL	LIMIT	UNIT
Junction to Case Thermal Resistance	$R_{\theta JC}$	1.82	$^\circ\text{C/W}$
Junction to Ambient Thermal Resistance (Note 3)	$R_{\theta JA}$	50	$^\circ\text{C/W}$

Notes:

1. Pulse Width $\leq 100\mu\text{s}$.
2. $L = 0.3\text{mH}$, $V_{GS} = 10V$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.
3. Device on a PCB FR4 with 1 in² (single layer, 2 oz thickness) copper area for drain connection.

ELECTRICAL SPECIFICATIONS (T _A = 25°C unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static						
Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = 1mA	BV _{DSS}	80	--	--	V
Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	V _{GS(TH)}	2.4	3.2	3.6	V
Gate Body Leakage	V _{GS} = ±20V, V _{DS} = 0V	I _{GSS}	--	--	±100	nA
Drain-Source Leakage Current	V _{GS} = 0V, V _{DS} = 80V	I _{DSS}	--	--	1	μA
	V _{GS} = 0V, V _{DS} = 80V T _J = 125°C		--	--	100	
Drain-Source On-State Resistance (Note 4)	V _{GS} = 10V, I _D = 26A	R _{DS(on)}	--	11	14.5	mΩ
	V _{GS} = 7V, I _D = 26A		--	14	17.2	
Forward Transconductance (Note 4)	V _{DS} = 10V, I _D = 6.5A	g _{fs}	--	26	--	S
Dynamic (Note 5)						
Total Gate Charge	V _{DS} = 40V, I _D = 10A, V _{GS} = 7V	Q _g	--	9.4	--	nC
Total Gate Charge	V _{DS} = 40V, I _D = 10A, V _{GS} = 10V	Q _g	--	13	--	nC
Gate-Source Charge		Q _{gs}	--	4.6	--	
Gate-Drain Charge		Q _{gd}	--	2.7	--	
Input Capacitance	V _{DS} = 40V, V _{GS} = 0V, f = 1.0MHz	C _{iss}	--	822	--	pF
Output Capacitance		C _{oss}	--	567	--	
Reverse Transfer Capacitance		C _{rss}	--	27	--	
Gate Resistance	f = 1.0MHz	R _g	--	1.4	--	Ω
Switching (Note 6)						
Turn-On Delay Time	V _{DD} = 40V, R _G = 6Ω, I _D = 10A, V _{GS} = 10V	t _{d(on)}	--	9	--	ns
Turn-On Rise Time		t _r	--	24	--	
Turn-Off Delay Time		t _{d(off)}	--	13	--	
Turn-Off Fall Time		t _f	--	6.7	--	
Source-Drain Diode						
Forward Voltage (Note 4)	I _S = 26A, V _{GS} = 0V	V _{SD}	--	--	1.1	V
Reverse Recovery Time	I _S = 10A, di/dt = 100A/μs	t _{rr}	--	46	--	ns
Reverse Recovery Charge		Q _{rr}	--	52	--	nC

Notes:

- Pulse test: Pulse Width $\leq 300\mu s$, duty cycle $\leq 2\%$.
- Defined by design. Not subject to production test.
- Switching time is essentially independent of operating temperature.


ORDERING INFORMATION

ORDERING CODE	PACKAGE	PACKING
TSM145NH08CR RLG	PDFN56U	2,500pcs / 13" Reel


CHARACTERISTICS CURVES

($T_A = 25^\circ\text{C}$ unless otherwise noted)


Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current




Gate-Source Voltage vs. Gate Charge



On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-Source Voltage




CHARACTERISTICS CURVES

($T_A = 25^\circ\text{C}$ unless otherwise noted)


Capacitance vs. Drain-Source Voltage




BV_{DSS} vs. Junction Temperature




Maximum Safe Operating Area, Junction-to-Case



Source-Drain Diode Forward Current vs. Voltage






Normalized Thermal Transient Impedance, Junction-to-Case




CHARACTERISTICS CURVES

($T_A = 25^\circ\text{C}$ unless otherwise noted)



PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)

PDFN56U



NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. PACKAGE OUTLINE REFERENCE: JEITA ED-7500B, EIAJ SC-111BB.
4. MOLDED PLASTIC BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
5. DWG NO. REF: HQ2SD07-PDFN56U-023 REV B.

MARKING DIAGRAM

145NH08 = Device marking
Y = Year code
WW = Week code (01~52)
L = Lot code (1~9, A~Z)
F = Factory code

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Purchasers are solely responsible for the choice, selection, and use of TSC products and TSC assumes no liability for application assistance or the design of Purchasers' products.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.