




Datasheet

N-channel 650 V, 37 mΩ typ., 58 A MDmesh M5 Power MOSFETs in a TO-3FP and TO-247 packages

Features







Order code	V _{DS}	R _{DS(on)} max.	I _D
STFW69N65M5	650 V	45 mΩ	58 A
STW69N65M5	050 V	45 1112	36 A

- Higher V_{DSS} rating
- Higher dv/dt capability
- Excellent switching performance
- Extremely low R_{DS(on)}
- 100% avalanche tested

Applications

Switching applications

Description

These devices are N-channel Power MOSFETs based on the MDmesh M5 innovative vertical process technology combined with the well-known PowerMESH horizontal layout. The resulting products offer extremely low on-resistance, making them particularly suitable for applications requiring high power and superior efficiency.



Product status links
STFW69N65M5
STW69N65M5

Product summary			
Order code	STFW69N65M5		
Marking	69N65M5		
Package	TO-3FP		
Packing	Tube		
Order code	STW69N65M5		
Marking	69N65M5		
Package	TO-247		
Packing Tube			



Electrical ratings

Table 1. Absolute maximum ratings

Cumbal	Parameter		Value		
Symbol			TO-247	Unit	
V_{DS}	Drain-source voltage		50	V	
V _{GS}	Gate-source voltage	±2	25	V	
1	Drain current (continuous) at T _C = 25 °C	5	8	A	
'D	Drain current (continuous) at T _C = 100 °C		36.5		
I _{DM} ⁽¹⁾	Drain current (pulsed)		32	Α	
P _{TOT}	Total power dissipation at T _C = 25 °C	79	330	W	
dv/dt ⁽²⁾	Peak diode recovery voltage slope	1	5	V/ns	
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s, T_C = 25 °C)	3.5	-	kV	
T _{stg}	Storage temperature range	-55 to	150	°C	
TJ	Maximum operating junction temperature range	15	50	°C	

^{1.} Pulse width is limited by safe operating area.

Table 2. Thermal data

Symbol	Symbol Parameter		Value		
Symbol			TO-247	Unit	
R _{thJC}	Thermal resistance, junction-to-case	1.58	0.38	°C/W	
R _{thJA}	Thermal resistance, junction-to-ambient	50		°C/W	

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T _J max.)	12	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	1410	mJ

DS8936 - Rev 3 page 2/17

^{2.} $I_{SD} \le 58~A,~di/dt \le 400~A/\mu s,~V_{DS}~(peak) < V_{(BR)DSS},~V_{DD} = 400~V.$



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified.

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650	-	-	V
I	Zana mata waltana dunin awanat	V _{GS} = 0 V, V _{DS} = 650 V	-	-	1	
IDSS	I _{DSS} Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 650 V, T _C = 125 °C ⁽¹⁾	-	-	100	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V	-	-	±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 29 A	-	37	45	mΩ

^{1.} Specified by design, not tested in production.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	6420	-	pF
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V		170	-	pF
C _{rss}	Reverse transfer capacitance		-	11	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 520 V, V _{GS} = 0 V		536	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related			146	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	1.2	-	Ω
Qg	Total gate charge	V _{DD} = 520 V, I _D = 29 A, V _{GS} = 0 to 10 V	-	143	-	nC
Q _{gs}	Gate-source charge	(see the Figure 17. Test circuit for gate		38	-	nC
Q _{gd}	Gate-drain charge	charge behavior)	-	64	-	nC

C_{O(tr)} is an equivalent capacitance that provides the same charging time as C_{OSS} while V_{DS} is rising from 0 V to the stated value.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(v)}	Voltage delay time	V _{DD} = 400 V, I _D = 38 A,	-	102	-	ns
t _{r(v)}	Voltage rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	13.5	-	ns
t _{f(i)}	Current fall time	(see the Figure 18. Test circuit for inductive load switching and diode	-	10	-	ns
t _{c(off)}	Crossing time	recovery times and Figure 21. Switching time waveform)	-	19	-	ns

DS8936 - Rev 3 page 3/17

C_{O(er)} is an equivalent capacitance that provides the same stored energy as C_{OSS} while V_{DS} is rising from 0 V to the stated value



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-	-	58	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-	-	232	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 58 A, V _{GS} = 0 V	-	-	1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 58 A, di/dt = 100 A/μs,	-	480	-	ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V	-	11	-	μC
I _{RRM}	Reverse recovery current	(see the Figure 18. Test circuit for inductive load switching and diode recovery times)	-	46	-	А
t _{rr}	Reverse recovery time	I _{SD} = 58 A, di/dt = 100 A/μs,	-	592	-	ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V, T _J = 150 °C	-	16	-	μC
I _{RRM}	Reverse recovery current	(see the Figure 18. Test circuit for inductive load switching and diode recovery times)	-	53	-	А

^{1.} Pulse width is limited by safe operating area.

DS8936 - Rev 3 page 4/17

^{2.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%.





2.1 Electrical characteristics (curves)


Figure 1. Safe operating area for TO-3PF AM12251v1 100 10 $10 \mu s$ 100µs 1ms Tj=150°C 10ms Tc=25°C 0.1 Sinlge pulse 0.01 0.1 100 VDS(V)

Figure 2. Normalized transient thermal impedance for TO-3PF δ =0.5 δ =0.2 δ =0.1 10-1 δ =0.05 $\delta = t_p/T$ δ =0.02 δ =0.01 Single pulse 10-2 10 -5 10 -4 10 -3 10 -2 10 -1 10 º t p (s)

Figure 3. Safe operating area for TO-247 AM12250v1 100 $10 \mu s$ 10 $100 \mu s$ 1ms Tj=150°C 10 msTc=25°C 0.1 Sinlge pulse 0.01 10 100 $\overline{V}_{DS}(V)$ 0.1







DS8936 - Rev 3 page 5/17



Figure 7. Typical gate charge characteristics




Figure 8. Typical capacitance characteristics




Figure 9. Typical drain-source on-resistance




Figure 10. Typical output capacitance stored energy




Figure 11. Normalized gate threshold voltage vs temperature





Figure 12. Normalized on-resistance vs temperature



DS8936 - Rev 3 page 6/17



Figure 13. Typical reverse diode forward characteristics






Figure 14. Normalized breakdown voltage vs temperature







Note: E_{on} including reverse recovery of a SiC diode.

DS8936 - Rev 3 page 7/17



3 Test circuits




Figure 17. Test circuit for gate charge behavior


12 V 47 KΩ 1 KΩ

Vest 100 nF 100 Ω

Vest 1 KΩ

AM01469v1


Figure 18. Test circuit for inductive load switching and diode recovery times




AM01470v1

Figure 19. Unclamped inductive load test circuit

Figure 20. Unclamped inductive waveform







DS8936 - Rev 3 page 8/17




4 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-3PF type A package information

Figure 22. TO-3PF type A package outline



DS8936 - Rev 3 page 9/17



Table 8. TO-3PF type A mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	5.30		5.70
С	2.80		3.20
D	3.10		3.50
D1	1.80		2.20
E	0.80		1.00
F	0.65		0.85
F2	1.80		2.20
G	10.80		11.00
G1	5.35	5.45	5.55
Н	15.30		15.70
L	9.80	10.00	10.20
L2	22.80		23.20
L3	26.30		26.70
L4	43.60		44.00
L5	4.30		4.70
L6	24.30		24.70
L7	14.60		15.00
N	1.80		2.20
R	3.80		4.20
Dia	3.40		3.80


DS8936 - Rev 3 page 10/17



5/

4.2 TO-3PF type B package information

Figure 23. TO-3PF type B package outline



DS8936 - Rev 3 page 11/17



Table 9. TO-3PF type B mechanical data


Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	5.30	5.50	5.70
С	2.80	3.00	3.20
D	3.10	3.30	3.50
D1	1.80	2.00	2.20
E	0.80	0.95	1.10
F	0.65	0.80	0.95
F2	1.80	2.00	2.20
G	10.30	10.90	11.50
G1		5.45	
Н	15.30	15.50	15.70
L	9.80	10.00	10.20
L2	22.80	23.00	23.20
L3	26.30	26.50	26.70
L4	43.20	43.80	44.40
L5	4.30	4.50	4.70
L6	24.30	24.50	24.70
L7	14.60	14.80	15.00
N	1.80	2.00	2.20
R	3.80	4.00	4.20
Dia	3.40	3.60	3.80

DS8936 - Rev 3 page 12/17

5

TO-247 package information 4.3

Figure 24. TO-247 package outline



0075325_10

DS8936 - Rev 3 page 13/17



Table 10. TO-247 package mechanical data

Dim.	mm		
Dilli.	Min.	Тур.	Max.
Α	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
E	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70
aaa		0.04	0.10

DS8936 - Rev 3 page 14/17



Revision history

Table 11. Document revision history

Date	Revision	Changes
27-Feb-2012	1	First release.
28-Sep-2012	2	Modified: note 3 of Table 2, values in Table 4, typ. values in Table 6, 7 and 8.
		Curves inserted.
		Minor text changes.
12-Aug-2025	3	Updated Section 4: Package information.
		Minor text changes.

DS8936 - Rev 3 page 15/17



Contents

1	Elec	trical ratingstrical ratings	2	
2		-		
		Electrical characteristics (curves)		
3		circuits		
4		Package information		
		TO-3PF type A package information		
	4.2	TO-3PF type B package information	11	
	4.3	TO-247 package information	13	
Rev	vision	history	15	

DS8936 - Rev 3 page 16/17



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics - All rights reserved

DS8936 - Rev 3 page 17/17