

AOD4126/AOI4126

100V N-Channel MOSFET SDMOS™

General Description


The AOD4126&AOI4126 are fabricated with SDMOSTM trench technology that combines excellent $R_{\rm DS(ON)}$ with low gate charge. The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.

Product Summary

 $\begin{array}{lll} V_{DS} & 100V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 43A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 24m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 7V) & < 30m\Omega \end{array}$

 $100\% \; \text{UIS Tested} \\ 100\% \; \; \text{R}_{\text{g}} \; \text{Tested}$





Absolute Maximum Ratings T_A=25℃ unless otherwise noted

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	100	V	
Gate-Source Voltage		V _{GS}	±25	V	
Continuous Drain	T _C =25℃		43		
Current ^B	T _C =100℃	ID	30	Α	
Pulsed Drain Current ^C		I _{DM}	100	\exists	
Continuous Drain	T _A =25℃		7.5		
Current ^A	T _A =70℃	IDSM	6	A	
Avalanche Current ^C		I _{AS} , I _{AR}	28	A	
Avalanche energy L=0.1mH ^C		E _{AS} , E _{AR}	39	mJ	
	T _C =25℃	P _D	100	W	
Power Dissipation ^B	T _C =100℃	L D	50	VV	
	T _A =25℃	Р	3	W	
Power Dissipation A	T _A =70℃	P _{DSM}	1.9	VV	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	C	

Thermal Characteristics									
Parameter	Symbol	Тур	Max	Units					
Maximum Junction-to-Ambient A	t ≤ 10s	D	8	10	C/W				
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	35	42	€/M				
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	1	1.5	€/M				



Electrical Characteristics (T_J=25℃ unless otherwise noted)

Symbol	Parameter	Conditions		n Typ	Max	Units
STATIC F	PARAMETERS					
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		0		V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			10	μА
	Zero Gate Voltage Brain Gurrent	Т	J=55℃		50	μΑ
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±25V			100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250\mu A$	2	3.3	4	V
I _{D(ON)}	On state drain current	V_{GS} =10V, V_{DS} =5V	10	0		Α
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A		19	24	mΩ
		$T_{J^{i}}$	=125℃	36	43	
		V_{GS} =7V, I_D =15A		23.5	30	mΩ
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =20A		34		S
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.66	1	V
Is	Maximum Body-Diode Continuous Curr			40	Α	
DYNAMIC	PARAMETERS					
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, f=1MHz		00 1770	2200	pF
Coss	Output Capacitance			5 165	214	pF
C _{rss}	Reverse Transfer Capacitance			55	80	pF
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, f=1MHz		3 0.65	1.0	Ω
SWITCHI	NG PARAMETERS					
Q_g	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, I _D =20A		28	42	nC
Q_{gs}	Gate Source Charge			9	14	nC
Q_{gd}	Gate Drain Charge			10	14	nC
t _{D(on)}	Turn-On DelayTime			12		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2.5 Ω , R_{GEN} =3 Ω		4		ns
t _{D(off)}	Turn-Off DelayTime			17		ns
t _f	Turn-Off Fall Time			5		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=500A/μs	12	2 20	26	ns
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, dI/dt=500A/μs		82	110	nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev 1 : May 2012 www.aosmd.com Page 2 of 7

B. The power dissipation P_D is based on $T_{J(MAX)}$ =175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =175° C. Ratings are based on low frequency and duty cycles to keep initial T_J =25° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μ s pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =175° C. The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.



10

6

7


8

V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)

9

10

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





Figure 9: Maximum Forward Biased Safe Operating Area (Note F)







Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

Rev 1: May 2012 www.aosmd.com Page 4 of 7




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Rev 1: May 2012 Page 5 of 7 www.aosmd.com



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



I_S (A)
Figure 17: Diode Reverse Recovery Charge and Peak
Current vs. Conduction Current






Figure 18: Diode Reverse Recovery Time and Softness Factor vs. Conduction Current




Current vs. di/dt




Softness Factor vs. di/dt





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

