

MOSFET

OptiMOS[™] 5 Power-Transistor, 100 V

Features

- Ideal for high frequency switching and sync. rec.
 Excellent gate charge x R_{DS(on)} product (FOM)
 Very low on-resistance R_{DS(on)}
 N-channel, normal level


- 100% avalanche tested
- Pb-free plating; RoHS compliant
 Halogen-free according to IEC61249-2-21


Product validation

Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters**

- albio i itoj i dilorinalioo i aramotoro							
Parameter	Value	Unit					
$V_{ extsf{DS}}$	100	V					
R _{DS(on),max}	1.7	mΩ					
I _D	273	A					
Qoss	213	nC					
Q _G (0V10V)	168	nC					











Type / Ordering Code	Package	Marking	Related Links
IPB017N10N5	PG-TO 263-7	017N10N5	-

OptiMOS[™] 5 Power-Transistor, 100 V



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	0
Revision History 1	11
Frademarks 1	11
Disclaimer	11

OptiMOS[™] 5 Power-Transistor, 100 V . IPB017N10N5



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 **Maximum ratings**

Davamatav	Cymahal	Values			1114	Note / Tool Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current	I _D	-	-	273 209	А	T _C =25 °C T _C =100 °C	
Pulsed drain current ¹⁾	I _{D,pulse}	-	-	1092	Α	T _C =25 °C	
Avalanche energy, single pulse	E _{AS}	-	-	1166	mJ	$I_{\rm D}$ =100 A, $R_{\rm GS}$ =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	375	W	T _C =25 °C	
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56	

Thermal characteristics 2

Thermal characteristics Table 3

Dovomotor	Cumbal	Values			Unit	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Thermal resistance, junction - case	R _{thJC}	-	0.3	0.4	K/W	-	
Thermal resistance, junction - ambient, minimal footprint	R _{thJA}	-	-	62	K/W	-	
Thermal resistance, junction - ambient, 6 cm² cooling area²)	R _{thJA}	-	-	40	K/W	-	
Soldering temperature and reflow soldering is allowed	T _{sold}	-	-	260	°C	reflow MSL1	

 $^{^{1)}}$ see Diagram 3 $^{2)}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.

OptiMOS[™] 5 Power-Transistor, 100 V . IPB017N10N5



Electrical characteristics

at T_j=25 °C, unless otherwise specified

Static characteristics Table 4

D	0		Values			
Parameter	Symbol	Min.			Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	100	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	V _{GS(th)}	2.2	3	3.8	V	V _{DS} =V _{GS} , I _D =279 μA
Zero gate voltage drain current	I _{DSS}	-	0.1 10	5 100	μΑ	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C
Gate-source leakage current	I_{GSS}	-	1	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	1.5 1.7	1.7 2.2	mΩ	V _{GS} =10 V, I _D =100 A V _{GS} =6 V, I _D =50 A
Gate resistance ¹⁾	R _G	-	1.3	2.0	Ω	-
Transconductance	g fs	132	264	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 100 A$

Dynamic characteristics¹⁾ Table 5

Development	Cymphal	Values			11	Note / Total Completion
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance	Ciss	-	12000	15600	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Output capacitance	Coss	-	1810	2353	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Reverse transfer capacitance	C _{rss}	-	80	140	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Turn-on delay time	t _{d(on)}	-	33	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω
Rise time	t _r	-	23	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω
Turn-off delay time	t _{d(off)}	-	80	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω
Fall time	t _f	-	27	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω

Gate charge characteristics²⁾ Table 6

Davamatar	C. mala al		Values			Nata / Tank One William	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q_{gs}	-	53	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Gate to drain charge ¹⁾	$Q_{ m gd}$	-	34	51	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Switching charge	Q_{sw}	-	51	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge total ¹⁾	Qg	-	168	210	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Gate plateau voltage	V _{plateau}	-	4.4	-	V	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Output charge ¹⁾	Q _{oss}	-	213	283	nC	V _{DD} =50 V, V _{GS} =0 V	

Defined by design. Not subject to production test.
See, gate charge waveforms, for parameter definition.

OptiMOS[™] 5 Power-Transistor, 100 V





Table 7 Reverse diode

Developer	Cumbal		Values			Nata / Table Open Hittag	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continous forward current	Is	-	-	241	Α	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	1092	Α	T _C =25 °C	
Diode forward voltage	V _{SD}	-	0.9	1.2	V	V _{GS} =0 V, I _F =100 A, T _j =25 °C	
Reverse recovery time ¹⁾	<i>t</i> _{rr}	-	88	176	ns	V _R =50 V, I _F =100A, di _F /dt=100 A/μs	
Reverse recovery charge ¹⁾	Qrr	-	235	470	nC	V_R =50 V, I_F =100A, d_{i_F}/dt =100 A/ μ s	





4 Electrical characteristics diagrams































5 Package Outlines





DIM	MILLIM	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.30	4.57	0.169	0.180	
A1	0.00	0.25	0.000	0.010	
Ь	0.50	0.70	0.020	0.028	
b2	0.50	1.00	0.020	0.039	
С	0.33	0.65	0.013	0.026	
c2	1.17	1.40	0.046	0.055	
D	8.51	9.45	0.335	0.372	
D1	6.90	7.90	0.272	0.311	
E	9.80	10.31	0.386	0.406	
E1	6.50	8.60	0.256	0.339	
е	1.	27	0.050		
N		6		6	
Н	14.61	15.88	0.575	0.625	
L	2.29	3.00	0.090	0.118	
L1	0.70	1.60	0.028	0.063	
L2	1.00	1.78	0.039	0.070	
F1	16.05	16.25	0.632	0.640	
F2	9.30	9.50	0.366	0.374	
F3	4.50	4.70	0.177	0.185	
F4	10.70	10.90	0.421	0.429	
F5	0.37	0.57	0.015	0.022	
F6	0.70	0.90	0.028	0.035	




Figure 1 Outline PG-TO 263-7, dimensions in mm/inches

OptiMOS[™] 5 Power-Transistor, 100 V IPB017N10N5



Revision History

IPB017N10N5

Revision: 2019-11-13, Rev. 2.5

Previous	Revision

1 1CVICUS I	CVISION	
Revision	Date	Subjects (major changes since last revision)
2.0	2014-12-17	Release of final version
2.1	2015-02-09	Reduce active area by 0.7%
2.2	2015-10-15	Update package outline
2.3	2016-09-23	Update Avalanche Energy
2.4	2019-03-05	Update product current
2.5	2019-11-13	Update SOA Diagram

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2019 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.