



N-channel 250 V, 16 mΩ typ., 63 A, MDmesh M9 Power MOSFET in a TO-LL package









Product status link	
STO25N019M9	

Product summary		
Order code STO25N019M9		
Marking	25N019M9	
Package TO-LL type A2		
Packing Tape and reel		

Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	
STO25N019M9	250 V	19 mΩ	63 A	

- Very low FOM $(R_{DS(on)} \cdot Q_g)$
- Higher dv/dt capability
- Excellent switching performance
- Easy to drive
- 100% avalanche tested
- Excellent switching performance thanks to the extra driving source pin

Application

- AC-DC converters
- DC-DC converters
- Microinverter

Description

This N-channel Power MOSFET is based on the most innovative super-junction MDmesh M9 technology, suitable for medium/high voltage MOSFETs featuring very low R_{DS(on)} per area. The silicon based M9 technology benefits from a multi-drain manufacturing process which allows an enhanced device structure. The resulting product has one of the lower on-resistance and reduced gate charge values, among all silicon based fast switching super-junction Power MOSFETs, making it particularly suitable for applications that require superior power density and outstanding efficiency.



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±30	V
I-	Drain current (continuous) at T _C = 25 °C	63 ⁽¹⁾	A
Ι _D	Drain current (continuous) at T _C = 100 °C	46	_ A
I _{DM} ⁽²⁾	Drain current (pulsed)	375	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	245	W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	50	V/ns
di/dt ⁽³⁾	Peak diode recovery current slope	900	A/µs
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	120	V/ns
T _{stg}	Storage temperature range	-55 to 150	°C
TJ	Operating junction temperature range	-55 (0 150	°C

- 1. Limited by package.
- 2. Pulse width is limited by safe operating area.
- 3. $I_{SD} \le 28 \text{ A}$, V_{DS} (peak) $< V_{(BR)DSS}$, $V_{DD} = 100 \text{ V}$.
- 4. V_{DS} (peak) < $V_{(BR)DSS}$, V_{DD} = 100 V.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.51	°C/W
D.,	Thermal resistance, junction-to-ambient ⁽¹⁾	43	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient ⁽²⁾	22	°C/W

- 1. When mounted on a standard 1 inch² area of FR-4 PCB with 2-oz copper.
- 2. When mounted on 40x40 mm area of FR-4 PCB with 2-oz copper.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or non-repetitive (pulse width limited by T _J max.)	6	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 100$ V)	839	mJ

DS14738 - Rev 3 page 2/15



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified.

Table 4. On-/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	250			V
1	Zono moto vielto no duois oviment	V _{GS} = 0 V, V _{DS} = 250 V			1	
IDSS	I _{DSS} Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 250 V, T _C = 125 °C ⁽¹⁾			200	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.2	3.7	4.2	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 28 A		16	19	mΩ

^{1.} Specified by design, not tested in production.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V100 V f = 250 kHz V = 0 V	-	4600	-	pF
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 250 kHz, V _{GS} = 0 V		250	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 to 200 V, V _{GS} = 0 V	-	2130	-	pF
Rg	Intrinsic gate resistance	f = 250 kHz, open drain	-	1	-	Ω
Qg	Total gate charge	V _{DD} = 100 V, I _D = 28 A, V _{GS} = 0 to 10 V	-	85	-	nC
Q _{gs}	Gate-source charge	(see Figure 14. Test circuit for gate	-	23	-	nC
Q _{gd}	Gate-drain charge	charge behavior)		32	-	nC

^{1.} $C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to stated value.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 100 V, I _D = 28 A,	-	22	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	3.2	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Switching times test circuit for resistive load	-	58	-	ns
t _f	Fall time	and Figure 18. Switching time waveform)	-	26	-	ns

DS14738 - Rev 3 page 3/15



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} ⁽¹⁾	Source-drain current		-		63	Α
I _{SDM} ⁽²⁾	Source-drain current (pulsed)		-		375	Α
V _{SD} ⁽³⁾	Forward on voltage	I _{SD} = 55 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 55 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	151		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V	-	0.9		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	12		Α
t _{rr}	Reverse recovery time	$I_{SD} = 55 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	213		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V, T _J = 150 °C	-	1.9		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	17.5		Α

- 1. Limited by package.
- 2. Pulse width is limited by safe operating area.
- 3. Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%.

DS14738 - Rev 3 page 4/15



2.1 Electrical characteristics (curves)







Figure 2. Maximum transient thermal impedance GPDP100720241406ZTH Z_{thJC} (°C/W) duty=0.5 10-0.1 0.05 10-2 R_{thJC} = 0.51 °C/W $duty = t_{on} / T$ Single pulse 10-3 10-6 10-4 **10**-3 10-2 $t_p(s)$

Figure 3. Typical output characteristics Ι_D (A) GPDP100720241407OCH V_{GS}= 10 V 360 9 V 300 8 V 240 180 7 V 120 6 V 60 12 14 10 V_{DS} (V)







DS14738 - Rev 3 page 5/15



Figure 7. Typical drain-source on-resistance




Figure 8. Normalized on-resistance vs temperature




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized breakdown voltage vs temperature




Figure 11. Typical reverse diode forward characteristics





Figure 12. Typical output capacitance stored energy



DS14738 - Rev 3 page 6/15



3 Test circuits





Figure 14. Test circuit for gate charge behavior

Figure 15. Test circuit for inductive load switching and diode recovery times






Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS14738 - Rev 3 page 7/15




4 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-LL type A2 package information

Figure 19. TO-LL type A2 package outline



DS14738 - Rev 3 page 8/15



Table 8. TO-LL type A2 package mechanical data

Dim.		mm	
DIM.	Min.	Тур.	Max.
А	2.20	2.30	2.40
A1	0.40	0.48	0.60
b	0.70	0.80	0.90
С		0.46	
c1		0.15	
С	10.28	10.38	10.48
C2	2.35	2.45	2.55
C3		1.16	
D	9.80	9.90	10.00
D2	3.30	3.50	3.70
D3	9.30	9.40	9.50
D4	8.20	8.40	8.60
D5	9.50	9.70	9.90
D6		7.40	
D7		2.20	
е		1.20	
E	11.48	11.68	11.88
E1		5.58	
E2		6.15	
E3		5.14	
E4		0.90	
E5		0.72	
E6	7.03	7.23	7.43
E7		1.44	
E8	0.50	0.70	0.90
K	1.70	1.90	2.10
K1	2.40		
L		0.70	
L1		0.44	
L2	0.40	0.60	0.80
θ		11°	

DS14738 - Rev 3 page 9/15



10.10 .50 0.70 2.80 9.70 .50 08. 0.80 5 6 0.35(x7)

6.85

Figure 20. TO-LL type A2 recommended footprint (dimensions are in mm)

DM00276569_7_type_A2

page 10/15

0.85(x8)



4.2 TO-LL packing information


P1

12.00±0.10

P10 (3) P2 (1) ØDO $\widehat{\Xi}$ L 80 Ref. хÌ Îх P1 (2) øD1/ SECTION Y-Y Dimension List Ref. 10.47 Annote Milimeter Annote Milimeter
A0 10.20±0.10 P2 2.00±0.10 P2 2.00±0.10 B0 11.98±0.10 P10 40,00±0.20 2.60±0.10 1.75±0.10 1.50±8.18 DO 11.50±0.10 D1 1,60±0.10 W 24.00±0.30 SECTION X-X PO 4.00±0.10 0.30±0.05

Figure 21. Carrier tape outline and dimensions





DS14738 - Rev 3 page 11/15






Figure 23. TO-LL orientation in tape pocket

DS14738 - Rev 3 page 12/15



Revision history

Table 9. Document revision history

Date	Revision	Changes
12-Jul-2024	1	First release.
25-Oct-2024	2	Updated title, Features and Application in cover page.
25-001-2024		Minor text changes.
	3	Updated Table 1. Absolute maximum ratings.
		Updated Table 5. Dynamic.
11-Dec-2024		Updated Figure 2. Maximum transient thermal impedance, Figure 5. Typical gate charge characteristics and Figure 6. Typical capacitance characteristics.
		Updated Section 3: Test circuits.
		Minor text changes.

DS14738 - Rev 3 page 13/15



Contents

1	Elec	ctrical ratings	2
2	Electrical characteristics		3
	2.1	Electrical characteristics (curves)	5
3	Test	t circuits	7
4	Package information		8
	4.1	TO-LL type A2 package information	8
	4.2	TO-LL packing information	11
Rev	vision	history	13



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

DS14738 - Rev 3 page 15/15