

### STD170N4F7AG

# Automotive-grade N-channel 40 V, 2.2 mΩ typ., 80 A STripFET™ F7 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub> R <sub>DS(on)</sub> max.		ΙD	Ртот
STD170N4F7AG	40 V	2.8 mΩ	80 A	172 W



- AEC-Q101 qualified
- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

• Switching applications

### **Description**

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STD170N4F7AG	170N4F7	DPAK	Tape and reel

Contents STD170N4F7AG

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) type A2 package information	10
	4.2	DPAK (TO-252) type A2 packing information	13
5	Revisio	n history	15

STD170N4F7AG Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>DS</sub>	Drain-source voltage	40	V	
$V_{GS}$	Gate-source voltage	±20	V	
Ip <sup>(1)</sup>	Drain current (continuous) at T <sub>case</sub> = 25 °C	80	А	
ID <sup>(*)</sup>	Drain current (continuous) at T <sub>case</sub> = 100 °C	80	A	
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	320	Α	
Ртот	Total dissipation at T <sub>case</sub> = 25 °C	172	W	
E <sub>AS</sub> (3)	Single pulse avalanche energy	460	mJ	
T <sub>stg</sub>	Storage temperature range	55 to 175	°C	
Tj	Operating junction temperature range			

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.87	
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W

#### Notes:

<sup>&</sup>lt;sup>(1)</sup> Current is limited by package.

<sup>(2)</sup> Pulse width is limited by safe operating area.

 $<sup>^{(3)}</sup>$  starting  $T_j$  = 25 °C,  $I_D$  = 40 A,  $V_{DD}$  = 25 V.

 $<sup>^{(1)}</sup>$  When mounted on a 1-inch² FR-4, 2 Oz copper board.

Electrical characteristics STD170N4F7AG

### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	40			V
	Zoro goto voltago droin	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V}$			1	
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V},$ $T_{case} = 125 ^{\circ}\text{C} ^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 40 A		2.2	2.8	mΩ

#### Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	4350	1	
Coss	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz},$	-	1430	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	Ves = 0 V	ı	80	1	ρı
Qg	Total gate charge	$V_{DD} = 20 \text{ V}, I_D = 80 \text{ A},$	ı	63	ı	
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V	ı	23	1	nC
$Q_{gd}$	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	1	18	ı	

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_D = 40 \text{ A},$	-	35	-	
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	ı	40	-	
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13: "Test circuit for resistive load switching times"	1	70	-	ns
t <sub>f</sub>	Fall time	and Figure 18: "Switching time waveform")	-	35	-	

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Defined}$  by design, not subject to production test.

Table 7: Source-drain diode


Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		-		80	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		320	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 80 A	-		1.2	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 80 A, di/dt = 100 A/µs,		50		ns
Qrr	Reverse recovery charge	$V_{DD} = 32 \text{ V}$	-	51		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	2.0		А

#### Notes:

<sup>&</sup>lt;sup>(1)</sup> Current is limited by package.

 $<sup>^{(2)}</sup>$  Pulse test: pulse duration = 300  $\mu$ s, duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

ID GIPD301120161352OCH

(A) V<sub>GS</sub> = 8 to 10

250

V<sub>GS</sub> = 7 V

V<sub>GS</sub> = 6 V


100


100


V<sub>GS</sub> = 5 V

0

1 2 3 4 5 V<sub>DS</sub> (V)







477

Figure 8: Capacitance variations

C
(pF)


103


C
Clss

Coss

Figure 9: Normalized gate threshold voltage vs temperature V<sub>GS(th)</sub> (norm.) GIPD301120161350VTH 1.1 0.9 I<sub>D</sub> = 250 μA 0.8 0.7 0.6 -25 25 T<sub>j</sub> (°C) 75 125 175

Figure 10: Normalized on-resistance vs temperature  $R_{DS(on)}$  (norm.) 1.6 1.4  $V_{os} = 10 \text{ V}$   $I_{o} = 40 \text{ A}$  1.2 1 0.8 0.6 -75 -25 25 75 125 175  $T_{j}$  (°C)





Test circuits STD170N4F7AG

### 3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 14: Test circuit for gate charge behavior


12 V 47 KΩ 100 Ω D.U.T.


12 V 47 KΩ VG


14 KΩ VG

AM01468v1

Figure 15: Test circuit for inductive load switching and diode recovery times







STD170N4F7AG Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

#### DPAK (TO-252) type A2 package information 4.1

Figure 19: DPAK (TO-252) type A2 package outline





Table 8: DPAK (TO-252) type A2 mechanical data

Dim	mm		
Dim.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
Е	6.40		6.60
E1	5.10	5.20	5.30
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°


Figure 20: DPAK (TO-252) type A2 recommended footprint (dimensions are in mm)



STD170N4F7AG Package information

## 4.2 DPAK (TO-252) type A2 packing information

Figure 21: DPAK (TO-252) tape outline



40mm min. access hole at slot location С Ν G measured Tape slot at hub in core for Full radius tape start 2.5mm min.width

Figure 22: DPAK (TO-252) reel outline

Table 9: DPAK (TO-252) tape and reel mechanical data

AM06038v1

Table 3. DI AK (10 202) tape and reel mechanical data					
	Tape		Reel		
Dim.	n	nm	Dim.	n	nm
Dilli.	Min.	Max.	Dilli.	Min.	Max.
A0	6.8	7	Α		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base	qty.	2500
P1	7.9	8.1	Bulk qty.		2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

STD170N4F7AG Revision history

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
19-Dec-2016	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

