

AOT66616L/AOB66616L

60V N-Channel AlphaSGT™

General Description

- Trench Power MOSFET AlphaSGT[™] technology
- Low R_{DS(ON)}
- Excellent Gate Charge x R_{DS(ON)} Product (FOM)
- RoHS and Halogen-Free Compliant

Product Summary


 $\begin{array}{ll} V_{DS} & 60V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 140A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 3.2 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 6V) & < 4.6 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested



Applications

- Synchronous Rectification in DC/DC and AC/DC Converters
- Industrial and Motor Drive applications



Orderable Part Number	Package Type	Form	Minimum Order Quantity		
AOT66616L	TO-220	Tube	1000		
AOB66616L	TO-263	Tape & Reel	800		

Parameter		Symbol	Maximum	Units
Drain-Source Voltage		V_{DS}	60	V
Gate-Source Voltage		V_{GS}	±20	V
Continuous Drain	T _C =25°C	1	140	
Current ^G	T _C =100°C	I _D	95	A
Pulsed Drain Current ^Ĉ		I _{DM}	330	
Continuous Drain	T _A =25°C	1	38.5	А
Current	T _A =70°C	IDSM	30.5	^
Avalanche Current ^C		I _{AS}	35	А
Avalanche energy	L=0.3mH	E _{AS}	184	mJ
	T _C =25°C	Ь	125	W
Power Dissipation ^B	T _C =100°C	P _D	50	VV
	T _A =25°C	В	8.3	W
Power Dissipation ^A	T _A =70°C	P _{DSM}	5.3	VV
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150	°C

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	12	15	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	50	60	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.8	1.0	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC I	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		60			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =60V, V _{GS} =0V				1	μA
1088			T _J =55°C			5	μΛ
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		2.4	2.9	3.4	V
		V_{GS} =10V, I_{D} =20A			2.5	3.2	mΩ
$R_{DS(ON)}$	Static Drain-Source On-Resistance		T _J =125°C		4.0	5.1	
		V_{GS} =6V, I_D =20A			3.4	4.6	mΩ
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =20A			100		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.7	1	V
Is	Maximum Body-Diode Continuous Current					135	Α
DYNAMI	CPARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =30V, f=1MHz			2870		pF
C _{oss}	Output Capacitance				940		pF
C _{rss}	Reverse Transfer Capacitance]		38		pF	
R_g	Gate resistance	f=1MHz		0.6	1.25	1.9	Ω
SWITCH	NG PARAMETERS						
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =30V, I _D =20A			42.5	60	nC
Q_{gs}	Gate Source Charge				12		nC
Q_{gd}	Gate Drain Charge				10		nC
Q _{oss}	Output Charge	$V_{GS}=0V$, $V_{DS}=30V$			54		nC
t _{D(on)}	Turn-On DelayTime				14.5		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =30V, R_L =1.5 Ω , R_{GEN} =3 Ω			15.5		ns
t _{D(off)}	Turn-Off DelayTime				33		ns
t _f	Turn-Off Fall Time			_	12.5		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			26		ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs			87		nC

A. The value of R_{aJA} is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{aJA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN.FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =150° C.

D. The $R_{\theta,JA}$ is the sum of the thermal impedance from junction to case $R_{\theta,JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



 $V_{\rm DS}$ (Volts) Figure 1: On-Region Characteristics (Note E)



V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)



 ${\rm I_D}\left({\rm A} \right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)






Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C) Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)



Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.2.0: April 2019 www.aosmd.com Page 6 of 6