

AOL 1454G 40V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGTTM technology
- $\bullet \ Low \ R_{DS(ON)}$
- Logic Level Driving
- Excellent Gate Charge x R_{DS(ON)} Product (FOM)
- RoHS and Halogen-Free Compliant

Orderable Part Number

Applications

- High Frequency Switching and Synchronous Rectification
- DC-Motor Driver

Product Summary


 $\begin{array}{lll} V_{DS} & 40V \\ I_{D} & (at \ V_{GS} \!\!=\!\! 10V) & 46A \\ R_{DS(ON)} & (at \ V_{GS} \!\!=\!\! 10V) & < 5.9 m\Omega \\ R_{DS(ON)} & (at \ V_{GS} \!\!=\!\! 4.5V) & < 9.2 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested


Form



UltraSO-8™ Top View Bottom View



Package Type



Minimum Order Quantity

AOL1454G		Ultra SO8	Tape & Reel	3000		
Absolute Maximum	n Ratings T _A =25°C unle	ss otherwise not	red			
Parameter		Symbol	Maximum	Units		
Drain-Source Voltage		V _{DS}	40	V		
Gate-Source Voltage		V_{GS}	±20	V		
Continuous Drain Current ^G	T _C =25°C	1	46			
	T _C =100°C	I _D	46	A		
Pulsed Drain Current ^C		I _{DM}	155	7		
Continuous Drain	T _A =25°C	1	25	۸		
Current	T _A =70°C	IDSM	20	Α Α		
Avalanche Current ^C		I _{AS}	20	A		
Avalanche energy L=0.3mH ^C		E _{AS}	60	mJ		
Power Dissipation ^B	T _C =25°C	$-P_D$	52	W		
	T _C =100°C		20.5	VV		
	T _A =25°C	Ь	6.2	W		
Power Dissipation ^A T _A =70°C		P _{DSM}	4.0	VV		
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C		

Thermal Characteristics							
Parameter	Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	t ≤ 10s		15	20	°C/W		
Maximum Junction-to-Ambient AD	Steady-State	$R_{ hetaJA}$	40	50	°C/W		
Maximum Junction-to-Case	Steady-State	$R_{ heta JC}$	1.9	2.4	°C/W		



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC I	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		40			V
	Zero Gate Voltage Drain Current	V_{DS} =40V, V_{GS} =0V				1	μA
I _{DSS}			T _J =55°C			5	μΛ
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		1.5	2.0	2.5	V
	Static Drain-Source On-Resistance	V_{GS} =10V, I_D =20A			4.8	5.9	mΩ
R _{DS(ON)}			T _J =125°C		7.3	8.9	
		V_{GS} =4.5V, I_D =20A			7.2	9.2	mΩ
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =20A			70		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V	I _S =1A, V _{GS} =0V		0.7	1	V
Is	Maximum Body-Diode Continuous Current ^G					46	Α
DYNAMIC	CPARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =20V, f=1MHz			1480		pF
C _{oss}	Output Capacitance				245		pF
C _{rss}	Reverse Transfer Capacitance				13		pF
R_g	Gate resistance	f=1MHz		0.9	1.8	2.7	Ω
SWITCHI	NG PARAMETERS						
Q _g (10V)	Total Gate Charge				20	30	nC
Q _g (4.5V)	Total Gate Charge	\/ =10\/ \/ =20\/	-204		8.5	14	nC
Q_{gs}	Gate Source Charge	V _{GS} -10V, V _{DS} -20V,	V_{GS} =10V, V_{DS} =20V, I_{D} =20A		5.5		nC
Q_{gd}	Gate Drain Charge	1			3		nC
Q _{oss}	Output Charge	V_{GS} =0V, V_{DS} =20V	V _{GS} =0V, V _{DS} =20V		10		nC
t _{D(on)}	Turn-On DelayTime				7.5		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =20V, R_L =1.0 Ω , R_{GEN} =3 Ω			2		ns
t _{D(off)}	Turn-Off DelayTime				23		ns
t _f	Turn-Off Fall Time				3		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			11		ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs			21		nC

A. The value of $R_{\theta,JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{θJA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev.1.0: October 2017 www.aosmd.com Page 2 of 6

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(\text{MAX})}\!\!=\!\!150^\circ\,$ C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating. G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




100


V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 $I_{\rm D}\left(A\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)



V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




V_{SD} (Volts)
Figure 6: Body-Diode Characteristics
(Note E)

Rev.1.0: October 2017 www.aosmd.com Page 3 of 6





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Rev.1.0: October 2017 Page 5 of 6 www.aosmd.com



Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.0: October 2017 www.aosmd.com Page 6 of 6