

MOSFET

OptiMOS[™] 5 Linear FET, 150 V


Features


- Ideal for hot-swap and e-fuse applications
- Very low on-resistance R_{DS(on)}
 Wide safe operating area SOA
 N-channel, normal level

- 100% avalanche tested
- Pb-free plating; RoHS compliant
 Qualified according to JEDEC¹⁾ for target applications
 Halogen-free according to IEC61249-2-21



Parameter	Value	Unit
V _{DS}	150	V
R _{DS(on),max}	8.3	mΩ
I_{D}	105	A
$I_{\text{pulse}} \ (V_{\text{DS}} = 56 \text{ V}, t_{\text{p}} = 10 \text{ ms})$	5.6	A











Type / Ordering Code	Package	Marking	Related Links
IPB083N15N5LF	PG-TO263-3	083N15LF	_

OptiMOS[™] 5 Linear FET, 150 V



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	С
Revision History	1
Гrademarks	1
Disclaimer 1	1

OptiMOS[™] 5 Linear FET, 150 V IPB083N15N5LF



1 Maximum ratings at $T_{\rm C}$ =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatan	0	Values			11:4	N	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current	I _D	- - -	-	105 66 14	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C, $R_{\rm thJA}$ =40 K/W ¹⁾	
Pulsed drain current ²⁾	I _{D,pulse}	-	-	420	Α	T _C =25 °C	
Avalanche energy, single pulse ³⁾	E AS	-	-	10	mJ	$I_{\rm D}$ =25 A, $R_{\rm GS}$ =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	179	W	<i>T</i> _C =25 °C	
Operating and storage temperature	$T_{\rm j},~T_{\rm stg}$	-55	-	150	°C	IEC climatic category; DIN IEC 68-1: 55/150/56	

Thermal characteristics 2

Table 3 Thermal characteristics

Doromotor	Cumbal	Values			l Imit	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Thermal resistance, junction - case	R _{thJC}	-	0.45	0.7	K/W	-	
Device on PCB, minimal footprint	R_{thJA}	-	-	62	K/W	-	
Device on PCB, 6 cm² cooling area ¹⁾	R _{thJA}	-	-	40	K/W	-	

 $^{^{1)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air. $^{2)}$ See Diagram 3 for more detailed information $^{3)}$ See Diagram 13 for more detailed information



3 Electrical characteristics

Table 4 Static characteristics

D	0	Values					
Parameter	Symbol	Min.	. Тур. Мах.		Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	150	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	3.3	4.1	4.9	V	$V_{\rm DS}=V_{\rm GS},\ I_{\rm D}=134\ \mu {\rm A}$	
Zero gate voltage drain current	I _{DSS}	-	1 10	2 100	μΑ	V _{DS} =120 V, V _{GS} =0 V, T _j =25 °C V _{DS} =120 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	2 -2	5 -5	μΑ	V _{GS} =20 V, V _{DS} =0 V V _{GS} =-10 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	6.9	8.3	mΩ	V _{GS} =10 V, I _D =100 A	
Gate resistance ¹⁾	R _G	-	28	42	Ω	-	
Transconductance	g fs	9	18	-	S	$ V_{\rm DS} > 2 I_{\rm D} R_{\rm DS(on)max}, I_{\rm D} = 52 \text{ A}$	

Table 5 Dynamic characteristics¹⁾

Davamatav	Sumb al		Value	S			
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance	C _{iss}	-	160	210	pF	V _{GS} =0 V, V _{DS} =75 V, f=1 MHz	
Output capacitance	Coss	-	740	960	pF	V _{GS} =0 V, V _{DS} =75 V, f=1 MHz	
Reverse transfer capacitance	C _{rss}	-	11	-	pF	V _{GS} =0 V, V _{DS} =75 V, <i>f</i> =1 MHz	
Turn-on delay time	$t_{ m d(on)}$	-	7	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =52 A, $R_{\rm G,ext}$ =1.6 Ω	
Rise time	t _r	-	46	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =52 A, $R_{\rm G,ext}$ =1.6 Ω	
Turn-off delay time	$t_{ m d(off)}$	-	25	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =52 A, $R_{\rm G,ext}$ =1.6 Ω	
Fall time	t _f	-	6	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =52 A, $R_{\rm G,ext}$ =1.6 Ω	

Table 6 Gate charge characteristics²⁾

Parameter	Symbol	Values			Unit	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Ullit	Note / Test Condition	
Gate to source charge	Q _{gs}	-	1.2	-	nC	V_{DD} =75 V, I_{D} =52 A, V_{GS} =0 to 10 V	
Gate to drain charge ¹⁾	Q_{gd}	-	31	-	nC	V_{DD} =75 V, I_{D} =52 A, V_{GS} =0 to 10 V	
Gate charge total ¹⁾	Qg	-	45	-	nC	V _{DD} =75 V, I _D =52 A, V _{GS} =0 to 10 V	
Gate plateau voltage	V _{plateau}	-	6.6	-	V	V _{DD} =75 V, I _D =52 A, V _{GS} =0 to 10 V	
Output charge ¹⁾	Qoss	-	111	148	nC	V _{DD} =75 V, V _{GS} =0 V	

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOS[™] 5 Linear FET, 150 V





Table 7 Reverse diode

Davamatar	Cumbal		Values			Note / Test Condition	
Parameter	Symbol	Min. Typ. Max.		Unit			
Diode continuous forward current	Is	-	-	105	Α	T _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	420	Α	T _C =25 °C	
Diode forward voltage	V _{SD}	-	0.99	1.2	V	V _{GS} =0 V, I _F =100 A, T _j =25 °C	
Reverse recovery time ¹⁾	t _{rr}	-	61	-	ns	V _R =75 V, I _F =52 A, di _F /d <i>t</i> =100 A/μs	
Reverse recovery charge ¹⁾	Qrr	-	92	-	nC	V _R =75 V, I _F =52 A, d <i>i</i> _F /d <i>t</i> =100 A/μs	





4 Electrical characteristics diagrams































5 Package Outlines





DIM	MILLIN	IETERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	4.30	4.57	0.169	0.180			
A1	0.00	0.25	0.000	0.010			
b	0.65	0.85	0.026	0.033			
b2	0.95	1.15	0.037	0.045			
С	0.33	0.65	0.013	0.026			
c2	1.17	1.40	0.046	0.055			
D	8.51	9.45	0.335	0.372			
D1	7.10	7.90	0.280	0.311			
E	9.80	10.31	0.386	0.406			
E1	6.50	8.60	0.256	0.339			
е	2.	54	0.100				
e1	5.	08	0.200				
N		2	2				
Н	14.61	15.88	0.575	0.625			
L	2.29	3.00	0.090	0.118			
L1	0.70	1.60	0.028	0.063			
L2	1.00	1.78	0.039	0.070			
F1	16.05	16.25	0.632	0.640			
F2	9.30	9.50	0.366	0.374			
F3	4.50	4.70	0.177	0.185			
F4	10.70	10.90	0.421	0.429			
F5	3.65	3.85	0.144	0.152			
F6	1.25	1.45	0.049	0.057			




Figure 1 Outline PG-TO263-3, dimensions in mm/inches

OptiMOS[™] 5 Linear FET, 150 V IPB083N15N5LF



Revision History

IPB083N15N5LF

Revision: 2022-09-09, Rev. 2.1

Previous Revision

Troviduo Novicio							
Revision	Date Subjects (major changes since last revision)						
2.0	2017-04-04	Release of final version					
2.1	2022-09-09	Update legend Diagram 7					

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2022 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.