

STL210N4F7AG

Automotive-grade N-channel 40 V, 1.3 mΩ typ., 120 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V DS	R _{DS(on)} max	ΙD
STL210N4F7AG	40 V	1.6 mΩ	120 A

- Designed for automotive applications and AEC-Q101 qualified
- Among the lowest R_{DS(on)} on the market
- Excellent figure of merit (FoM)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness
- Wettable flank package

Applications

Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packaging
STL210N4F7AG	210N4F7	PowerFLAT™ 5x6	Tape and reel

Contents STL210N4F7AG

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e mechanical data	9
	4.1	PowerFLAT™ 5x6 WF type C package information	9
	4.2	PowerFLAT™ 5x6 packing information	11
5	Revisio	n history	13

STL210N4F7AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	40	V
V _{GS}	Gate-source voltage	± 20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	120	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	120	Α
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	480	Α
Ртот	Total dissipation at T _C = 25 °C	150	W
I _{AV}	Avalanche current, repetitive or not repetitive (pulse width limited by maximum junction temperature)	40	Α
Eas	Single pulse avalanche energy ($T_j = 25$ °C, $I_D = 20$ A, $V_{DD} = 25$ V)	300	mJ
Tj	Operating junction temperature	-55 to 175	°C
T _{stg}	Storage temperature	-00 tO 170	C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb max.	31.3	°C/W
R _{thj-case}	Thermal resistance junction-case max.	1.0	°C/W

Notes:

 $^{^{(1)}\}mbox{D}\mbox{rain current}$ is limited by package, the current capability of the silicon is 229 A at 25 °C.

⁽²⁾Pulse width limited by safe operating area

 $^{^{(1)}}$ When mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 sec

Electrical characteristics STL210N4F7AG

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	40			V
I _{DSS}	Zero gate voltage $V_{GS} = 0 \text{ V}$ drain current $V_{DS} = 40 \text{ V}$				1	μΑ
I _{GSS}	Gate-body leakage current	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 16 A		1.3	1.6	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	3600	ı	pF
Coss	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz},$	ı	1240	ı	pF
C _{rss}	Reverse transfer capacitance	V _{GS} = 0 V	-	56	-	pF
Qg	Total gate charge	$V_{DD} = 20 \text{ V}, I_D = 40 \text{ A},$	-	43	-	nC
Qgs	Gate-source charge	V _{GS} = 10 V	ı	19	1	nC
Q_{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	5	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_D = 20 \text{ A},$	1	27	-	ns
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	6	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13: "Test circuit for resistive load switching times"	-	34	-	ns
t _f	Fall time	and Figure 18: "Switching time waveform")	-	6	-	ns


Table 7: Source-drain diode


Symbol	Parameter	Test conditions		Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 40 A, V _{GS} = 0 V	-		1.2	V
t _{rr}	Reverse recovery time	I _D = 40 A, di/dt = 100 A/µs	-	53		ns
Qrr	Reverse recovery charge	V _{DD} = 32 V (see <i>Figure 15: "Test circuit for</i>	-	71		nC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	2.7		Α


Notes:


 $^{^{(1)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%


2.1 Electrical characteristics (curves)

















Figure 9: Normalized on-resistance vs temperature

R_{DS(on)} GIPG1012150D48A1LRON
(norm.)

1.6

1.4

1.2


1.0


0.8

0.6

-75
-25
25
75
125
T_j (°C)

Figure 10: Normalized V(BR)DSS vs temperature $V_{\text{(BR)DSS}} = \frac{\text{GIPG}1012150D48A1LBDV}{\text{(norm.)}}$ 1.04 1.00 0.96 0.92 -75 -25 25 75 125 $T_{\text{j}} (^{\circ}\text{C})$





Test circuits STL210N4F7AG

3 Test circuits

Figure 13: Test circuit for resistive load switching times


Figure 14: Test circuit for gate charge behavior


12 V 47 KΩ 100 NF D.U.T.


VGS 1 KΩ 100 NF D.U.T.

AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 WF type C package information

BOTTOM VIEW D3 5 E7 Detail A E3 Scale 3:1 0.04 0.08 D5(x4) L(x4) b(x8) SIDE VIEW A Detail A TOP VIEW 8231817_WF_typeC_r12

Figure 19: PowerFLAT™ 5x6 WF type C package outline

Table 8: PowerFLAT™ 5x6 WF type C mechanical data

Table 8: PowerFLAT™ 5x6 WF type C mechanical data					
Dim.		mm			
Dilli.	Min.	Тур.	Max.		
А	0.80		1.00		
A1	0.02		0.05		
A2		0.25			
b	0.30		0.50		
С	5.80	6.00	6.20		
D	5.00	5.20	5.40		
D2	4.15		4.45		
D3	4.05	4.20	4.35		
D4	4.80	5.0	5.20		
D5	0.25	0.4	0.55		
D6	0.15	0.3	0.45		
е		1.27			
Е	6.20	6.40	6.60		
E2	3.50		3.70		
E3	2.35		2.55		
E4	0.40		0.60		
E5	0.08		0.28		
E6	0.2	0.325	0.450		
E7	0.85	1.00	1.15		
K	1.05		1.35		
L	0.90	1.00	1.10		
L1	0.175	0.275	0.375		
θ	0°		12°		




Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

PowerFLAT™ 5x6 packing information 4.2

Figure 21: PowerFLAT™ 5x6 WF tape




Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





Figure 23: PowerFLAT™ 5x6 reel



STL210N4F7AG Revision history

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
07-Jan-2016	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved