




### Automotive-grade N-channel 650 V, 38 mΩ typ., 51 A MDmesh DM9 Power MOSFET in an H²PAK-7 package



H<sup>2</sup>PAK-7



N-chG1DS2PS34567DTAB



# Product status link STH65N050DM9-7AG

Product summary			
Order code STH65N050DM9-7AG			
Marking 65A050DM9			
Package H <sup>2</sup> PAK-7			
Packing Tape and reel			

#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STH65N050DM9-7AG	650 V	50 mΩ	51 A

- AEC-Q101 qualified
- Fast-recovery body diode
- Very low FOM (R<sub>DS(on)</sub>·Q<sub>g</sub>)
- Low gate charge, input capacitance and resistance
- 100% avalanche tested
- Extremely high dv/dt ruggednes
- Excellent switching performance thanks to the extra driving source pin

#### **Applications**

- DC/DC converter for EV/HEV
- On board charger (OBC)

#### **Description**

This N-channel Power MOSFET is based on the most innovative super-junction MDmesh DM9 technology, suitable for medium/high voltage MOSFETs featuring very low  $R_{DS(on)}$  per area coupled with a fast-recovery diode. The silicon-based DM9 technology benefits from a multi-drain manufacturing process which allows an enhanced device structure. The fast-recovery diode featuring very low recovery charge  $(Q_{rr})$ , time  $(t_{rr})$  and  $R_{DS(on)}$  makes this fast-switching super-junction Power MOSFET tailored for the most demanding high-efficiency bridge topologies and ZVS phase-shift converters.





## **Electrical ratings**

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±30	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	51	Α
ID()	Drain current (continuous) at T <sub>C</sub> = 100 °C	32	A
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	220	Α
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	266	W
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	120	V/ns
di/dt <sup>(3)</sup>	Peak diode recovery current slope	1000	A/µs
dv/dt <sup>(4)</sup>	MOSFET dv/dt ruggedness	120	V/ns
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
TJ	Operating junction temperature range	-55 to 150	°C

- 1. Referred to TO-247 long leads package.
- 2. Pulse width limited by safe operating area.
- 3.  $I_{SD} \le 25.5 \, A$ ,  $V_{DS}$  (peak)  $< V_{(BR)DSS}$ ,  $V_{DD} = 400 \, V$ .
- 4.  $V_{DS}$  (peak)  $< V_{(BR)}$  DSS,  $V_{DD}$  = 400 V.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJC</sub>	Thermal resistance, junction-to-case	0.47	°C/W
R <sub>thJA</sub> <sup>(1)</sup>	Thermal resistance, junction-to-ambient	30	°C/W

<sup>1.</sup> When mounted on 1 inch² FR-4, 2 Oz copper board.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_J$ max.)	6	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	760	mJ

DS14703 - Rev 5 page 2/13



#### 2 Electrical characteristics

 $T_{C}$  = 25 °C unless otherwise specified.

Table 4. On/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	650			V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V			5	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	3.5	4.0	4.5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 25.5 A		38	50	mΩ

Table 5. Dynamic characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> = 400 V, f = 250 kHz, V <sub>GS</sub> = 0 V	-	4680	-	pF
C <sub>oss</sub>	Output capacitance	$v_{DS} = 400 \text{ V}, t = 250 \text{ kHz}, v_{GS} = 0 \text{ V}$		76	-	pF
Coss eq. (1)	Equivalent output capacitance	$V_{DS} = 0 \text{ to } 400 \text{ V}, V_{GS} = 0 \text{ V}$ f = 250 kHz, open drain		1070	-	pF
Rg	Intrinsic gate resistance			1	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 25.5 A, V <sub>GS</sub> = 0 to 10 V (see Figure 14. Test circuit for gate charge behavior)	-	100	-	nC
Q <sub>gs</sub>	Gate-source charge		-	26	-	nC
Q <sub>gd</sub>	Gate-drain charge		-	36	-	nC

C<sub>oss eq</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to stated value.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 25.5 A,	-	29	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	7	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times and Figure 18. Switching time waveform)	-	80	-	ns
t <sub>f</sub>	Fall time		-	5	-	ns

DS14703 - Rev 5 page 3/13



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		-		51	Α
I <sub>SDM</sub> <sup>(2)</sup>	Source-drain current (pulsed)		-		220	Α
V <sub>SD</sub> <sup>(3)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 51 A	-	1.1	1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 51 A, di/dt = 100 A/µs,	-	170		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 150 V	-	1.2		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	12		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 51 A, di/dt = 100 A/µs,	-	225		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 150 V, T <sub>J</sub> = 150 °C	-	2.2		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	18		Α

- 1. Referred to TO-247 long leads package.
- 2. Pulse width is limited by safe operating area.
- 3. Pulsed: pulse duration = 300 μs, duty cycle 1.5%.

DS14703 - Rev 5 page 4/13





#### 2.1 Electrical characteristics (curves)







Figure 2. Maximum transient thermal impedance GPDP271120241846ZTH Z<sub>thJC</sub> (°C/W) duty=0.5 10 -0.1 0.05 0.2 10 -2 R<sub>thJC</sub> = 0.47 °C/W  $duty = t_{on} / T$ Single pulse 10 -3 10 -6 10 -5 10 -4 10 -3 10 -2 10 -1  $t_p(s)$ 







DS14703 - Rev 5 page 5/13



Figure 7. Typical drain-source on-resistance




Figure 8. Normalized on-resistance vs temperature




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized breakdown voltage vs temperature




Figure 11. Typical reverse diode forward characteristics






Figure 12. Typical output capacitance stored energy



DS14703 - Rev 5 page 6/13



#### 3 Test circuits







Figure 15. Test circuit for inductive load switching and diode recovery times






Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS14703 - Rev 5 page 7/13





## 4 Package information


To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

#### 4.1 H<sup>2</sup>PAK-7 package information

Figure 19. H<sup>2</sup>PAK-7 package outline







DM00249216\_6


DS14703 - Rev 5 page 8/13



Table 8. H<sup>2</sup>PAK-7 package mechanical data

Dim.	m	m
Diili.	Min.	Max.
A	4.30	4.80
A1	0.03	0.20
С	1.17	1.37
е	2.34	2.74
e1	4.88	5.28
e2	7.42	7.82
Е	0.45	0.60
F	0.50	0.70
Н	10.00	10.40
H1	7.40	8.00
L	14.75	15.25
L1	1.27	1.40
L2	4.35	4.95
L3	6.85	7.25
M	1.90	2.50
R	0.20	0.60
V	0°	8°

Figure 20. H<sup>2</sup>PAK-7 recommended footprint



footprint\_DM00249216\_6


Note: Dimensions are in mm.

DS14703 - Rev 5 page 9/13



#### 4.2 H<sup>2</sup>PAK-7 packing information

Figure 21. H<sup>2</sup>PAK-7 tape drawing (dimensions are in mm)



DM01095771\_2

DS14703 - Rev 5 page 10/13



## **Revision history**

Table 9. Document revision history

Date	Revision	Changes
05-Jun-2024	1	First release.
01-Oct-2024 2		Modified R <sub>DS(on)</sub> value in <i>Table 3. On/off-states</i> .
28-Nov-2024	3	Updated Features on cover page.  Added Table 3. Avalanche characteristics.  Updated Table 5. Dynamic characteristics, Table 6. Switching times and Table 7. Source-drain diode.  Updated Section 2.1: Electrical characteristics (curves).  Updated Section 3: Test circuits.  Minor text changes.
28-Jan-2025	4	Updated Applications. Updated Figure 10. Normalized breakdown voltage vs temperature.
19-Aug-2025	5	Updated Section 4.2: H²PAK-7 packing information.

DS14703 - Rev 5 page 11/13



page 12/13



## **Contents**

1	Elec	trical ratings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	kage information	8
	4.1	H²PAK-7 package information	8
	4.2	H <sup>2</sup> PAK-7 packing information	10
Rev	/ision	history	11

DS14703 - Rev 5



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS14703 - Rev 5 page 13/13