

## MOSFET PG-TO220-3

## StrongIRFET™2 Power-Transistor, 60 V

### **Features**

- Optimized for wide range of applications
- N-channel, normal level
- 100% avalanche tested
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21


## **Product validation**

Qualified according to JEDEC Standard

Table 1 Key Performance Parameters

ney i citormunee i urumetera								
Value	Unit							
60	V							
1.4	mΩ							
200	А							
200	nC							
203	nC							
	Value 60 1.4 200 200	Value       Unit         60       V         1.4       mΩ         200       A         200       nC						









Type/Ordering Code	Package	Marking	Related Links
IPP014N06NF2S	PG-TO220-3	014N06NS	-

## Public

# StrongIRFET™2 Power-Transistor, 60 V IPP014N06NF2S



## **Table of Contents**

Description	1
Maximum ratings	3
Thermal characteristics	4
Electrical characteristics	5
Electrical characteristics diagrams	7
Package Outlines	11
Revision History	12
Trademarks	12
Disclaimer	12

# StronglRFET™2 Power-Transistor, 60 V IPP014N06NF2S



## 1 Maximum ratings

at  $T_{\Delta}$ =25 °C, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test Condition	
raiailletei	Syllibot	Min.	Тур.	Max.	Ollic	Note/ Test Condition	
Continuous drain current <sup>1)</sup>	I <sub>D</sub>	-	-	200 154 39	А	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25°C, $R_{\rm THJA}$ =40°C/W <sup>2)</sup>	
Pulsed drain current <sup>3)</sup>	I <sub>D,pulse</sub>	-	-	800	А	T <sub>A</sub> =25 °C	
Avalanche energy, single pulse <sup>4)</sup>	E <sub>AS</sub>	-	-	1274	mJ	$I_{\rm D}$ =100 A, $R_{\rm GS}$ =25 $\Omega$	
Gate source voltage	$V_{GS}$	-20	-	20	V	-	
Power dissipation	$P_{\mathrm{tot}}$	-	-	375 3.8	W	$T_{\rm C}$ =25 °C $T_{\rm A}$ =25 °C, $R_{\rm THJA}$ =40 °C/W <sup>2)</sup>	
Operating and storage temperature	$T_{\rm j}$ , $T_{\rm stg}$	-55	-	175	°C	-	

<sup>1)</sup> Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions

Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm $^2$  (one layer, 70  $\mu$ m thick) copper area for drain connection. PCB is vertical in still air.

<sup>3)</sup> See Diagram 3 for more detailed information

<sup>4)</sup> See Diagram 13 for more detailed information

# StrongIRFET™2 Power-Transistor, 60 V IPP014N06NF2S



## 2 Thermal characteristics

### Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Nieto/Test Condition
raiailletei	Syllibot	Min.	Тур.	Мах.	Offic	Note/ Test Condition
Thermal resistance, junction - case	$R_{thJC}$	-	-	0.4	°C/W	-
Thermal resistance, junction - ambient, 6 cm <sup>2</sup> cooling area <sup>5)</sup>	$R_{thJA}$	-	-	40	°C/W	-
Thermal resistance, junction - ambient, minimal footprint	$R_{thJA}$	-	-	62	°C/W	-

Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm $^2$  (one layer, 70  $\mu$ m thick) copper area for drain connection. PCB is vertical in still air.

# StronglRFET™2 Power-Transistor, 60 V IPP014N06NF2S



## 3 Electrical characteristics

at  $T_i$ =25 °C, unless otherwise specified

Table 4 Static characteristics

Parameter	Symbol	Values			Unit	Nata/Tost Condition	
Parameter	Syllibol	Min.	Тур.	Мах.	Ollic	Note/ Test Condition	
Drain-source breakdown voltage	$V_{(BR)DSS}$	60	-	-	V	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	2.1	2.8	3.3	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 246 \mu{\rm A}$	
Zero gate voltage drain current	o gate voltage drain current $I_{DSS}$ - $\begin{bmatrix} 0.5 & 1 \\ 10 & 100 \end{bmatrix} \mu A$		μΑ	$V_{\rm DS}$ =60 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C $V_{\rm DS}$ =60 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =125 °C			
Gate-source leakage current	e current $I_{GSS}$ - 10 100 n.		nA	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V			
Drain-source on-state resistance <sup>6)</sup>	n-source on-state resistance $^{6)}$ $R_{DS(on)}$ $ \begin{bmatrix} 1.23 & 1.40 \\ 1.45 & 2.10 \end{bmatrix}$ m $\Omega$		mΩ	$V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A $V_{\rm GS}$ =6 V, $I_{\rm D}$ =50 A			
Gate resistance	$R_{G}$	-	2.7	-	Ω	-	
Transconductance <sup>7)</sup>			S	$ V_{DS}  \ge 2 I_D R_{DS(on)max}, I_D = 100 \text{ A}$			

<sup>&</sup>lt;sup>6)</sup> R<sub>DS(on)</sub> is specified at a distance of 1.8 mm distance to the package body; mounting at a larger distance increases the overall package resistance of approximately 0.04 mOhm/mm per leg.

Table 5 Dynamic characteristics

Parameter	Symbol	Values			l lmit	Note / Tost Condition
	Symbol	Min.	Тур.	Мах.	Unit	Note/ Test Condition
Input capacitance	$C_{\rm iss}$	-	13800	-	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =30 V, <i>f</i> =1 MHz
Output capacitance	$C_{\text{oss}}$	-	2860	-	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =30 V, <i>f</i> =1 MHz
Reverse transfer capacitance	C <sub>rss</sub>	-	85	-	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =30 V, <i>f</i> =1 MHz
Turn-on delay time	$t_{d(on)}$	-	26	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Rise time	t <sub>r</sub>	-	34	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Turn-off delay time	$t_{\sf d(off)}$	-	69	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Fall time	$t_{f}$	-	25	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$

Table 6 Gate charge characteristics 8)

Parameter	Symbol	Values			Linit	Note/ Test Condition
raiailietei	Symbol	Min.	Тур.	Мах.	Unit	Note/ Test Condition
Gate to source charge	$Q_{ m gs}$	-	60	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate charge at threshold	$Q_{\mathrm{g(th)}}$	-	39	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge	$Q_{\mathrm{gd}}$	-	36	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V

<sup>7)</sup> Defined by design. Not subject to production test.

# StrongIRFET™2 Power-Transistor, 60 V IPP014N06NF2S



Table 6 Gate charge characteristics 8)

Parameter	Symbol	Values			Unit	Note/ Test Condition
raiailletei	Syllibot	Min.	Тур.	Мах.	Oilit	Note, rest condition
Switching charge	$Q_{sw}$	-	57	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total <sup>9)</sup>	$Q_{\mathrm{g}}$	-	203	305	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate plateau voltage	$V_{ m plateau}$	-	4.3	-	V	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total, sync. FET	$Q_{g(sync)}$	-	190	-	nC	$V_{\rm DS}$ =0.1 V, $V_{\rm GS}$ =0 to 10 V
Output charge	$Q_{\rm oss}$	-	200	-	nC	$V_{\rm DS}$ =30 V, $V_{\rm GS}$ =0 V

<sup>8)</sup> See "Gate charge waveforms" for parameter definition


### Table 7 Reverse diode


Parameter	Symbol		Values			Note / Test Condition	
raiametei	Symbol	Min.	Тур.	Мах.	Unit	Note/ Test Condition	
Diode continuous forward current	Is	-	-	167	А	<i>T</i> <sub>C</sub> =25 °C	
Diode pulse current	I <sub>S,pulse</sub>	-	-	800	А	T <sub>C</sub> =25 °C	
Diode forward voltage	$V_{\rm SD}$	-	0.88	1.0	V	$V_{\rm GS}$ =0 V, $I_{\rm F}$ =100 A, $T_{\rm j}$ =25 °C	
Reverse recovery time	t <sub>rr</sub>	-	57	-	ns	$V_{\rm R}$ =30 V, $I_{\rm F}$ =100 A, d $I_{\rm F}$ /d $t$ =100 A/ $\mu$ s	
Reverse recovery charge	$Q_{rr}$	-	73	-	nC	$V_{\rm R}$ =30 V, $I_{\rm F}$ =100 A, d $I_{\rm F}$ /d $t$ =100 A/ $\mu$ s	
Reverse recovery time	t <sub>rr</sub>	-	44	-	ns	$V_R$ =30 V, $I_F$ =100 A, d $I_F$ /d $t$ =500 A/ $\mu$ s	
Reverse recovery charge	$Q_{\rm rr}$	-	259	-	nC	$V_{\rm R}$ =30 V, $I_{\rm F}$ =100 A, d $I_{\rm F}$ /d $t$ =500 A/ $\mu$ s	

<sup>9)</sup> Defined by design. Not subject to production test.





## 4 Electrical characteristics diagrams





























## 5 Package Outlines




Figure 1 Outline PG-TO220-3, dimensions in mm

## StronglRFET™2 Power-Transistor, 60 V IPP014N06NF2S



### **Revision History**

IPP014N06NF2S

#### Revision 2024-10-07, Rev. 2.3

**Previous Revision** 

Revision	Date	Subjects (major changes since last revision)
2.0	2022-01-18	Release of final version
2.1	2022-02-15	Updated the x-axis scale on diagrams 6 & 15
2.2	2022-05-16	Updated diagram 12 title
2.3	2024-10-07	Added trr and Qrr at diF/dt=100 A/μs

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2024 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www. infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.