IRF7799L2PbF


DirectFET™ Power MOSFET ②

- RoHS Compliant, Halogen Free ①
- Lead-Free (Qualified up to 260°C Reflow)
- Ideal for High Performance Isolated Converter **Primary Switch Socket**
- Optimized for Synchronous Rectification
- Low Conduction Losses
- High Cdv/dt Immunity
- Low Profile (<0.7mm)
- Dual Sided Cooling Compatible ①
- Compatible with existing Surface Mount Techniques ①
- Industrial Qualified

Applicable DirectFET Outline and Substrate Outline ①

V _{DSS}	V_{GS}	$R_{DS(on)}$
250V min	± 30V max	$32 \text{m}\Omega$ @ 10V
$Q_{g tot}$	\mathbf{Q}_{gd}	$V_{gs(th)}$

Typical values (unless otherwise specified)





SB SC M2 M4 L4 L6 L8	
----------------------	--

Description


The IRF7799L2TR/TR1PbF combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET™ packaging to achieve the lowest on-state resistance in a package that has a footprint smaller than a D2PAK and only 0.7 mm profile. The DirectFET package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET package allows dual sided cooling to maximize thermal transfer


The IRF7799L2TR/TR1PbF is optimized for high frequency switching and synchronous rectification applications. The reduced total losses in the device coupled with the high level of thermal performance enables high efficiency and low temperatures, which are key for system reliability improvements, and makes this device ideal for high performance power converters.

Orderable next number	Package Type	Standard I	Pack	Note	
Orderable part number	Package Type	Form	Quantity	Note	
IRF7799L2TRPbF	DirectFET2 Large Can	Tape and Reel	4000	"TR" suffix	
IRF7799L2TR1PbF	DirectFET2 Large Can	Tape and Reel	1000	"TR1" suffix EOL notice # 264	

Absolute Maximum Ratings

	Parameter	Max.	Units
V _{DS}	Drain-to-Source Voltage	250	V
V_{GS}	Gate-to-Source Voltage	±30	V
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)⊕	35	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited) @	25	
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited) ^③	6.6	Α
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Package Limited) ^④	375	
I _{DM}	Pulsed Drain Current ^⑤	140	
E _{AS}	Single Pulse Avalanche Energy ®	325	mJ
I _{AR}	Avalanche Current ^⑤	21	Α





- ① Click on this section to link to the appropriate technical paper.
- ② Click on this section to link to the DirectFET Website.
- 3 Surface mounted on 1 in. square Cu board, steady state.




Fig 2. Typical On-Resistance vs. Drain Current

- T_C measured with thermocouple mounted to top (Drain) of part.
- S Repetitive rating; pulse width limited by max. junction temperature.
- ⑥ Starting $T_J = 25$ °C, L = 1.42mH, $R_G = 25Ω$, $I_{AS} = 21$ A.
- ⑦ Pulse width ≤ 400µs; duty cycle ≤ 2%.



Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	250			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.12		V/°C	Reference to 25°C, I _D = 2mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		32	38	mΩ	V _{GS} = 10V, I _D = 21A ⑦
V _{GS(th)}	Gate Threshold Voltage	3.0	4.0	5.0	٧	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Coefficient		-13		mV/°C	
I _{DSS}	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 250V, V_{GS} = 0V$
				1	1mA	$V_{DS} = 250V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	^	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V
gfs	Forward Transconductance	54			S	$V_{DS} = 50V, I_{D} = 21A$
Q_g	Total Gate Charge		110	165		
Q _{gs1}	Pre-Vth Gate-to-Source Charge		26		Ī	V _{DS} = 125V
Q _{gs2}	Post-Vth Gate-to-Source Charge		5.7		nC	V _{GS} = 10V
Q_{gd}	Gate-to-Drain Charge		39		I IIC	$I_D = 21A$
Q_{godr}	Gate Charge Overdrive		39			See Fig. 9
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})		45			
Q _{oss}	Output Charge		33		nC	$V_{DS} = 16V, V_{GS} = 0V$
R _G	Gate Resistance		0.73		Ω	
t _{d(on)}	Turn-On Delay Time		36.3			$V_{DD} = 125V, V_{GS} = 10V$ ⑦
t _r	Rise Time		33.5]	$I_D = 21A$
t _{d(off)}	Turn-Off Delay Time		73.9		ns	$R_G=6.2\Omega$
t _f	Fall Time		26.6			
C _{iss}	Input Capacitance	_	6714			$V_{GS} = 0V$
C _{oss}	Output Capacitance		606			$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		157		pF	f = 1.0MHz
C _{oss}	Output Capacitance		5063			$V_{GS} = 0V, V_{DS} = 1.0V, f=1.0MHz$
C _{oss}	Output Capacitance		217			$V_{GS} = 0V, V_{DS} = 80V, f=1.0MHz$

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			35		MOSFET symbol
	(Body Diode)			33		showing the
I _{SM}	Pulsed Source Current			140	Α	integral reverse
	(Body Diode) S			140	140	p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 21A, V_{GS} = 0V$ ⑦
t _{rr}	Reverse Recovery Time		132	198	ns	$T_J = 25^{\circ}C, I_F = 21A, V_{DD} = 50V$
Q_{rr}	Reverse Recovery Charge		1412	2118	nC	di/dt = 100A/µs ⑦



Absolute Maximum Ratings

	Parameter	Max.	Units
P _D @T _C = 25°C	Power Dissipation 4	125	
P _D @T _C = 100°C	Power Dissipation 4	63	w
P _D @T _A = 25°C	Power Dissipation ①	4.3	1
T _P	Peak Soldering Temperature	270	
TJ	Operating Junction and	-55 to + 175	°C
T _{STG}	Storage Temperature Range		

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JA}$	Junction-to-Ambient ③		35	
$R_{\theta JA}$	Junction-to-Ambient ®	12.5		
$R_{\theta JA}$	Junction-to-Ambient	20		°C/W
$R_{\theta J\text{-can}}$	Junction-to-Can @ ®		1.2	
$R_{\theta J\text{-PCB}}$	Junction-to-PCB Mounted		0.5	






Fig 3. Maximum Effective Transient Thermal Impedance, Junction-to-Case @


Notes:

- 3 Surface mounted on 1 in. square Cu board, steady state.
- ④ T_C measured with thermocouple incontact with top (Drain) of part.
- ® Used double sided cooling, mounting pad with large heatsink.
- Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- $^{\circledR}$ R_{θ} is measured at T_J of approximately 90°C.



③ Surface mounted on 1 in. square Cu board (still air).





 Mounted on minimum footprint full size board with metalized back and with small clip heatsink. (still air)







Fig 4. Typical Output Characteristics



V_{GS}, Gate-to-Source Voltage (V) **Fig 6.** Typical Transfer Characteristics




Fig 8. Typical Capacitance vs.Drain-to-Source Voltage




Fig 5. Typical Output Characteristics




Fig 7. Normalized On-Resistance vs. Temperature




Fig 9. Typical Total Gate Charge vs Gate-to-Source Voltage






Fig 10. Typical Source-Drain Diode Forward Voltage




Fig 12. Maximum Drain Current vs. Case Temperature




Fig11. Maximum Safe Operating Area




Fig 13. Typical Threshold Voltage vs. Junction Temperature




Fig 14. Maximum Avalanche Energy Vs. Drain Current






Fig 15. Typical Avalanche Current Vs. Pulsewidth





Fig 16. Maximum Avalanche Energy Vs. Temperature


Notes on Repetitive Avalanche Curves, Figures 13, 14: (For further info, see AN-1005 at www.irf.com)

- Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16). t_{av} = Average time in avalanche.
 - D = Duty cycle in avalanche = $t_{av} \cdot f$

 $Z_{thJC}(D, t_{av}) = Transient thermal resistance, see figure 11)$

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{aV}) = \triangle T / \; Z_{thJC} \\ I_{av} &= 2\triangle T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{a} \end{split}$$





* V_{GS} = 5V for Logic Level Devices

Fig 17. Diode Reverse Recovery Test Circuit for N-Channel HEXFET® Power MOSFETs






Fig 18a. Gate Charge Test Circuit




Fig 19a. Unclamped Inductive Test Circuit




Fig 20a. Switching Time Test Circuit




Fig 18b. Gate Charge Waveform




Fig 19b. Unclamped Inductive Waveforms






Fig 20b. Switching Time Waveforms



DirectFET™ Board Footprint, L8 (Large Size Can).

Please see AN-1035 for DirectFET assembly details and stencil and substrate design recommendations






Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/




DirectFET™ Outline Dimension, L8 Outline (LargeSize Can).

Please see AN-1035 for DirectFET assembly details and stencil and substrate design recommendations




DirectFET™ Part Marking



Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/




DirectFET™ Tape & Reel Dimension (Showing component orientation).



NOTE: Controlling dimensions in mm Std reel quantity is 4000 parts (ordered as IRF7799L2TR).

	REEL DIMENSIONS							
ST	ANDARD	OPTION	(QTY 400	00)				
	MET	RIC	IMPE	RIAL				
CODE	MIN	MAX	MIN	MAX				
Α	330.00	N.C	12.992	N.C				
В	20.20	N.C	0.795	N.C				
С	12.80	13.20	0.504	0.520				
D	1.50	N.C	0.059	N.C				
Е	99.00	100.00	3.900	3.940				
F	N.C	22.40	N.C	0.880				
G	16.40	18.40	0.650	0.720				
Н	15.90	19.40	0.630	0.760				

LOADED TAPE FEED DIRECTION



NOTE: CONTROLLING
DIMENSIONS IN MM

DIMENSIONS					
	ME	TRIC	TRIC IMPERIAL		
CODE	MIN	MAX	MIN	MAX	
Α	11.90	12.10	0.469	0.476	
В	3.90	4.10	0.154	0.161	
С	15.90	16.30	0.626	0.642	
D	7.40	7.60	0.291	0.299	
Е	7.20	7.40	0.284	0.291	
F	9.90	10.10	0.390	0.398	
G	1.50	NC	0.059	NC	
Н	1.50	1.60	0.059	0.063	

Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/



Qualification Information[†]

	Industrial ††			
Qualification level	(per JEDEC	(per JEDEC JESD47F ^{†††} guidelines)		
	•	Comments: This family of products has passed JEDEC's Industrial qualification. IR's Consumer qualification level is granted by extension of the higher Industrial level.		
Moisture Sensitivity Level	DFET2	MSL1		
		(per JEDEC J-STD-020D ^{†††})		
RoHS Compliant	Yes			

- † Qualification standards can be found at International Rectifier's web site http://www.irf.com/product-info/reliability
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information: http://www.irf.com/whoto-call/salesrep/
- +++ Applicable version of JEDEC standard at the time of product release.

Revision History

110110101111101019	
Date	Comments
2/24/2014	• Updated ordering information to reflect the End-Of-life (EOL) of the mini-reel option (EOL notice #264)
	Updated data sheet with new IR corporate template



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA To contact International Rectifier, please visit http://www.irf.com/whoto-call/

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.