

## **MOSFET**

## OptiMOS<sup>™</sup> 5 Power-Transistor, 150 V

#### **Features**

 $Q_{rr}$ 

- N-channel, normal level

58

N-channel, normal level
Excellent gate charge x R<sub>DS(on)</sub> product (FOM)
Very low on-resistance R<sub>DS(on)</sub>
Very low reverse recovery charge (Qrr)
150 °C operating temperature
Pb-free lead plating; RoHS compliant
Qualified according to JEDEC<sup>1)</sup> for target application
Ideal for high-frequency switching and synchronous rectification





Table 1 Key	Performance P	arameters	
Parameter	Value	Unit	
V <sub>DS</sub>	150	V	
R <sub>DS(on),max</sub>	9.3	mΩ	
$I_{D}$	87	Α	

nC









Type / Ordering Code	Package	Marking	Related Links
BSC093N15NS5	PG-TDSON-8	093N15NS	-

## OptiMOS<sup>™</sup> 5 Power-Transistor, 150 V BSC093N15NS5



## **Table of Contents**

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	3
Electrical characteristics diagrams	5
Package Outlines	9
Revision History	J
Frademarks 10	J
Disclaimer	o

## OptiMOS<sup>™</sup> 5 Power-Transistor, 150 V BSC093N15NS5



## 1 Maximum ratings at $T_A$ =25 °C, unless otherwise specified

Table 2 Maximum ratings

Danamatan	Cumbal		Values			Note (Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current	I <sub>D</sub>	-	-	87 55	А	T <sub>C</sub> =25 °C T <sub>C</sub> =100 °C	
Pulsed drain current <sup>1)</sup>	I <sub>D,pulse</sub>	-	-	348	Α	T <sub>C</sub> =25 °C	
Avalanche energy, single pulse <sup>2)</sup>	<b>E</b> AS	-	-	130	mJ	$I_{\rm D}$ =50 A, $R_{\rm GS}$ =25 $\Omega$	
Gate source voltage	V <sub>GS</sub>	-20	-	20	V	-	
Power dissipation	P <sub>tot</sub>	-	-	139	W	T <sub>C</sub> =25 °C	
Operating and storage temperature	$T_{\rm j},~T_{\rm stg}$	-55	-	150	°C	IEC climatic category; DIN IEC 68-1: 55/150/56	

#### 2 Thermal characteristics

Table 3 Thermal characteristics

Developed	Cumbal		Values		11	Note / Tost Condition	
Parameter	Symbol	Min. Typ. Max.		Unit	Note / Test Condition		
Thermal resistance, junction - case	R <sub>thJC</sub>	-	0.54	0.9	K/W	-	
Thermal resistance, junction - ambient, 6 cm² cooling area³)	R <sub>thJA</sub>	-	-	50	K/W	-	

# 3 Electrical characteristics at $T_j$ =25 °C, unless otherwise specified

Table 4 Static characteristics

Devementar	Cumbal	Values				Nata / Tast Canditian	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	150	-	-	V	V <sub>GS</sub> =0 V, I <sub>D</sub> =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	3.0	3.8	4.6	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =107 μA	
Zero gate voltage drain current	I <sub>DSS</sub>	-	0.1 10	1 100	μA	V <sub>DS</sub> =120 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =25 °C V <sub>DS</sub> =120 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =125 °C	
Gate-source leakage current	I <sub>GSS</sub>	-	1	100	nA	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V	
Drain-source on-state resistance	R <sub>DS(on)</sub>	-	7.9 8.7	9.3 10.5	mΩ	V <sub>GS</sub> =10 V, I <sub>D</sub> =44 A V <sub>GS</sub> =8 V, I <sub>D</sub> =22 A	
Gate resistance <sup>4)</sup>	R <sub>G</sub>	-	0.9	1.4	Ω	-	
Transconductance	<b>g</b> fs	34	67	-	S	$ V_{DS}  > 2 I_D R_{DS(on)max}, I_D = 44 A$	

See Diagram 3 for more detailed information
 See Diagram 13 for more detailed information
 Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μm thick) copper area for drain connection.

# OptiMOS<sup>™</sup> 5 Power-Transistor, 150 V BSC093N15NS5



**Table 5** Dynamic characteristics

Damamatan	Cymphal		Values			Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance <sup>1)</sup>	C <sub>iss</sub>	-	2430	3230	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =75 V, <i>f</i> =1 MHz	
Output capacitance <sup>1)</sup>	Coss	-	604	803	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =75 V, f=1 MHz	
Reverse transfer capacitance <sup>1)</sup>	Crss	-	15	26	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =75 V, <i>f</i> =1 MHz	
Turn-on delay time	$t_{\sf d(on)}$	-	14	-	ns	$V_{\text{DD}}$ =75 V, $V_{\text{GS}}$ =10 V, $I_{\text{D}}$ =44 A, $R_{\text{G,ext}}$ =3 $\Omega$	
Rise time	t <sub>r</sub>	-	4.3	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =44 A, $R_{\rm G,ext}$ =3 $\Omega$	
Turn-off delay time	$t_{\sf d(off)}$	-	14.4	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =44 A, $R_{\rm G,ext}$ =3 $\Omega$	
Fall time	t <sub>f</sub>	-	3.8	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =44 A, $R_{\rm G,ext}$ =3 $\Omega$	

Table 6 Gate charge characteristics<sup>2)</sup>

Development	Cumbal	Values				Nata / Tank Canadikian
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q <sub>gs</sub>	-	14	-	nC	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =44 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge <sup>1)</sup>	Q <sub>gd</sub>	-	6.8	10.2	nC	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =44 A, $V_{\rm GS}$ =0 to 10 V
Switching charge	Q <sub>sw</sub>	-	13.4	-	nC	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =44 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total <sup>1)</sup>	Qg	-	33	40.7	nC	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =44 A, $V_{\rm GS}$ =0 to 10 V
Gate plateau voltage	V <sub>plateau</sub>	-	5.7	-	V	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =44 A, $V_{\rm GS}$ =0 to 10 V
Output charge <sup>1)</sup>	Qoss	-	91	121	nC	V <sub>DD</sub> =75 V, V <sub>GS</sub> =0 V


#### Table 7 Reverse diode


Danamatan	Sumb of		Values		11111111	Note / Test Condition	
Parameter	Symbol	Min. Typ.		Max.	Unit		
Diode continous forward current	I <sub>S</sub>	-	-	87	Α	<i>T</i> <sub>C</sub> =25 °C	
Diode pulse current	I <sub>S,pulse</sub>	-	-	348	Α	<i>T</i> <sub>C</sub> =25 °C	
Diode forward voltage	<b>V</b> <sub>SD</sub>	-	0.88	1.2	V	V <sub>GS</sub> =0 V, I <sub>F</sub> =44 A, T <sub>j</sub> =25 °C	
Reverse recovery time <sup>1)</sup>	t <sub>rr</sub>	-	49	98	ns	V <sub>R</sub> =75 V, I <sub>F</sub> =44, d <i>i</i> <sub>F</sub> /d <i>t</i> =100 A/μs	
Reverse recovery charge <sup>1)</sup>	Qrr	-	58	116	nC	$V_R$ =75 V, $I_F$ =44, $di_F/dt$ =100 A/ $\mu$ s	

 $<sup>^{1)}</sup>$  Defined by design. Not subject to production test  $^{2)}$  See "Gate charge waveforms" for parameter definition





## 4 Electrical characteristics diagrams






























## 5 Package Outlines



PACKAGE - GROUP NUMBER:	PG-TDS	PG-TDSON-8-U08					
DIMENSIONS	MILLIMETERS						
DIMENSIONS	MIN.	MAX.					
Α	0.90	1.20					
b	0.34	0.54					
С	0.15	0.35					
D	4.80	5.35					
D1	3.90	4.40					
D2	0.00	0.22					
E	5.70	6.10					
E1	4.05	4.25					
е	1.27						
L	0.45	0.65					
L1	0.45	0.65					

- 1) EXCLUDING MOLD FLASH
- 2) REMOVAL ON MOLD GATE INTRUSION 0.1 MM PROTRUSION 0.1 MM
- 3) ALL METAL SURFACES ARE PLATED, EXCEPT AREA OF CUT

Figure 1 Outline PG-TDSON-8, dimensions in mm

### OptiMOS<sup>™</sup> 5 Power-Transistor, 150 V BSC093N15NS5



#### **Revision History**

BSC093N15NS5

Revision: 2022-07-28, Rev. 2.4

Previous	Dovicion
Previous	Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2015-10-09	Release of final version
2.1	2016-01-22	Update diagram 13
2.2	2016-06-10	Update trr and Qrr
2.3	2020-01-27	Update Diagrams 4, 7 and 11
2.4	2022-07-28	Update outline drawing

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2022 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.