

OptiMOS®-T2 Power-Transistor





Features


- N-channel Enhancement mode
- AEC qualified
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- Green Product (RoHS compliant)
- 100% Avalanche tested

Product Summary

| V _{DS} | 60 | V |
|-------------------------|-----|-----------|
| R _{DS(on),max} | 9.0 | $m\Omega$ |
| I _D | 50 | Α |

PG-TO252-3-11





Type Package Marking IPD50N06S4-09 PG-TO252-3-11 4N0609

Maximum ratings, at T_j =25 °C, unless otherwise specified

| Parameter | Symbol | Conditions | Value | Unit |
|----------------------------------------------|-------------------------|-----------------------------------------------|-----------|------|
| Continuous drain current | I _D | $T_{\rm C}$ =25°C, $V_{\rm GS}$ =10 $V^{1)}$ | 50 | А |
| | | $T_{\rm C}$ =100°C, $V_{\rm GS}$ =10 $V^{2)}$ | 47 | |
| Pulsed drain current ²⁾ | I _{D,pulse} | T _C =25°C | 200 | |
| Avalanche energy, single pulse ²⁾ | E _{AS} | I _D =25A | 87 | mJ |
| Avalanche current, single pulse | IAS | - | 50 | Α |
| Gate source voltage | V_{GS} | - | ±20 | V |
| Power dissipation | P _{tot} | T _C =25°C | 71 | W |
| Operating and storage temperature | $T_{\rm j},T_{\rm stg}$ | - | -55 +175 | °C |
| IEC climatic category; DIN IEC 68-1 | - | - | 55/175/56 | _ |



| Parameter | Symbol | Conditions | Values | | | Unit |
|---------------------------------------|---------------------|----------------------------------------------|--------|------|------|------|
| | | | min. | typ. | max. | |
| Thermal characteristics ²⁾ | | | | | | |
| Thermal resistance, junction - case | R_{thJC} | - | - | - | 2.1 | K/W |
| SMD version, device on PCB | R_{thJA} | minimal footprint | - | - | 62 | |
| | | 6 cm ² cooling area ³⁾ | - | - | 40 | |

Electrical characteristics, at T_j =25 °C, unless otherwise specified

Static characteristics

| Drain-source breakdown voltage | V _{(BR)DSS} | V _{GS} =0V, I _D = 1mA | 60 | - | - | V |
|----------------------------------|----------------------|-----------------------------------------------------------------------|-----|------|-----|----|
| Gate threshold voltage | V _{GS(th)} | $V_{\rm DS} = V_{\rm GS}$, $I_{\rm D} = 34 \mu A$ | 2.0 | 3.0 | 4.0 | |
| Zero gate voltage drain current | I _{DSS} | $I_{\rm DSS}$ $V_{\rm DS}$ =60V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =25°C | | 0.01 | 1 | μΑ |
| | | $V_{\rm DS}$ =60V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =125°C ²⁾ | - | 5 | 100 | |
| Gate-source leakage current | I _{GSS} | V _{GS} =20V, V _{DS} =0V | - | - | 100 | nA |
| Drain-source on-state resistance | R _{DS(on)} | V _{GS} =10V, I _D =50A | - | 7.1 | 9.0 | mΩ |



| Parameter | Symbol Conditions | | Values | | | Unit | |
|-----------------------------------------------|----------------------|-------------------------------------------------------------------|--------|------|------|------|--|
| | | | min. | typ. | max. | | |
| Dynamic characteristics ²⁾ | | | | | | | |
| Input capacitance | C iss | | - | 2911 | 3785 | pF | |
| Output capacitance | C oss | V _{GS} =0 V, V _{DS} =25 V, f=1 MHz | - | 715 | 930 | | |
| Reverse transfer capacitance | C _{rss} | | - | 30 | 60 | | |
| Turn-on delay time | $t_{d(on)}$ | | - | 15 | - | ns | |
| Rise time | $t_{\rm r}$ | V _{DD} =30V, V _{GS} =10V, | - | 40 | - | | |
| Turn-off delay time | $t_{d(off)}$ | $I_{\rm D}$ =50A, $R_{\rm G}$ =3.5 Ω | - | 20 | - | | |
| Fall time | t_{f} | | - | 5 | - | | |
| Gate Charge Characteristics ²⁾ | | | | | | | |
| Gate to source charge | Q _{gs} | | - | 17 | 22 | nC | |
| Gate to drain charge | Q _{gd} | V _{DD} =48V, I _D =50A, | - | 4 | 8 | | |
| Gate charge total | Q _g | V _{GS} =0 to 10V | - | 36 | 47 | | |
| Gate plateau voltage | $V_{ m plateau}$ | | - | 5.6 | - | V | |
| Reverse Diode | | | | | | | |
| Diode continous forward current ²⁾ | Is | - T _C =25°C | - | - | 50 | А | |
| Diode pulse current ²⁾ | I _{S,pulse} | 7 _C -25 C | - | - | 200 | | |
| Diode forward voltage | V_{SD} | V _{GS} =0V, I _F =50A, T _j =25°C | 0.6 | 0.95 | 1.3 | V | |
| Reverse recovery time ²⁾ | t _{rr} | V_R =30V, I_F = I_S , di_F / dt =100A/ μ s | - | 45 | - | ns | |
| Reverse recovery charge ²⁾ | Q _{rr} | | - | 40 | - | nC | |

¹⁾ Current is limited by bondwire; with an $R_{\rm thJC}$ = 2.1K/W the chip is able to carry 67A at 25°C.

²⁾ Defined by design. Not subject to production test.

 $^{^{3)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.




1 Power dissipation

$$P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} \ge 6 \text{ V}$$

80 70 60 50 30 20 10 0 50 100 150 200 T_c [°C]

2 Drain current

$$I_D = f(T_C); V_{GS} \ge 6 \text{ V}$$



3 Safe operating area


$$I_D = f(V_{DS}); T_C = 25 \,^{\circ}C; D = 0$$


parameter: t_p

4 Max. transient thermal impedance

$$Z_{\rm thJC} = f(t_{\rm p})$$

parameter: $D = t_p/T$







5 Typ. output characteristics

 $I_{\rm D} = f(V_{\rm DS}); T_{\rm j} = 25 \,{}^{\circ}{\rm C}$


parameter: $V_{\rm GS}$

200 10 V 8 V 7.5 V 160 7 V 120 /₀ [A] 6.5 V 80 6 V 40 5.5 V 1 2 3 $V_{\rm DS}$ [V]

6 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(I_D); T_j = 25 °C$


parameter: $V_{\rm GS}$



7 Typ. transfer characteristics


 $I_D = f(V_{GS}); V_{DS} = 6V$

parameter: T_i



8 Typ. drain-source on-state resistance

$$R_{DS(on)} = f(T_j); I_D = 50 \text{ A}; V_{GS} = 10 \text{ V}$$






9 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

parameter: I_D

10 Typ. capacitances

 $C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$





11 Typical forward diode characteristicis


 $IF = f(V_{SD})$


parameter: T_i

12 Avalanche characteristics

 $I_{AS} = f(t_{AV})$

parameter: $T_{j(start)}$








13 Avalanche energy


 $E_{AS} = f(T_j)$

parameter: I_D

14 Drain-source breakdown voltage

$$V_{BR(DSS)} = f(T_j); I_D = 1 \text{ mA}$$







15 Typ. gate charge

 $V_{\rm GS}$ = f(Q $_{\rm gate}$); $I_{\rm D}$ = 50 A pulsed

parameter: $V_{\rm DD}$



16 Gate charge waveforms





Published by Infineon Technologies AG 81726 Munich, Germany

© Infineon Technologies AG 2009 All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Revision History

| Version | Date | | Changes |
|--------------|------|------------|--------------------------------------------------------------|
| Revision 1.1 | | 22.08.2008 | Update of RthJC and related parameters from 1.7K/W to 2.1K/W |
| Revision 1.2 | | 01.07.2009 | Update of SOA diagram |