



HEXFET® Power MOSFET

Application

- Brushed Motor drive applications
- BLDC Motor drive applications
- · Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC Inverters

V _{DSS}	60V
R _{DS(on)} typ.	4.3m $Ω$
max	5.2mΩ
I _D	85A

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- · Lead-Free, RoHS Compliant



Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRFH7545PbF	PQFN 5mm x 6mm	Tape and Reel	4000	IRFH7545TRPbF




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature



Absolute Maximum Rating

Symbol	Parameter	Max.	Units
I _D @ T _{C(Bottom)} = 25°C	Continuous Drain Current, V _{GS} @ 10V	85	
I _D @ T _{C(Bottom)} = 100°C	Continuous Drain Current, V _{GS} @ 10V	54	Α
I _{DM}	Pulsed Drain Current ①	340	
P _D @T _C = 25°C	Maximum Power Dissipation	83	W
	Linear Derating Factor	0.67	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	°C

Avalanche Characteristics

E _{AS} (Thermally limited)	Single Pulse Avalanche Energy ②	102	m l
E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ®	160	mJ
I _{AR}	Avalanche Current ①	Soo Fig 15, 16, 220, 22h	Α
E _{AR}	Repetitive Avalanche Energy ①	See Fig 15, 16, 23a, 23b	mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
R _{θJC} (Bottom)	Junction-to-Case ⑦		1.5	
R _{θJC} (Top)	Junction-to-Case ⑦		22	°C/W
$R_{ heta JA}$	Junction-to-Ambient ®		34	
R _{θJA} (<10s)	Junction-to-Ambient ®		23	

Static @ $T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		49		mV/°C	Reference to 25°C, I_D = 1mA ①
R _{DS(on)}	Static Drain-to-Source On-Resistance		4.3	5.2	mΩ	$V_{GS} = 10V, I_D = 51A$
			6.0			$V_{GS} = 6.0V, I_D = 26A$
$V_{GS(th)}$	Gate Threshold Voltage	2.1		3.7	V	$V_{DS} = V_{GS}$, $I_D = 100\mu A$
I _{DSS}	Drain-to-Source Leakage Current			1.0	μΑ	$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}$
				150		$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I_{GSS}	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20V$
R_G	Gate Resistance		2.5		Ω	

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{Jmax} , starting T_J = 25°C, L = 78μH, R_G = 50Ω, I_{AS} = 51A, V_{GS} =10V.
- ③ $I_{SD} \le 51A$, $di/dt \le 1212A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_J \le 175$ °C.
- 4 Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.
- \circ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- \odot C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- \odot R₀ is measured at T_J approximately 90°C.
- ® Limited by T_{Jmax} , starting $T_J = 25$ °C, L = 1mH, $R_G = 50\Omega$, $I_{AS} = 18A$, $V_{GS} = 10V$.
- When mounted on 1 inch square PCB (FR-4). Please refer to AN-994 for more details: http://www.irf.com/technical-info/appnotes/an-994.pdf



Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	140			S	$V_{DS} = 10V, I_{D} = 51A$
Q_g	Total Gate Charge		73	110		I _D = 51A
Q_{gs}	Gate-to-Source Charge		19		nC	$V_{DS} = 30V$
Q_{gd}	Gate-to-Drain Charge		22		IIC	V _{GS} = 10V
Q _{sync}	Total Gate Charge Sync. (Qg – Qgd)		51			
$t_{d(on)}$	Turn-On Delay Time		8.6			V _{DD} = 30V
t _r	Rise Time		26			I _D = 51A
$t_{d(off)}$	Turn-Off Delay Time		43		ns	$R_G = 2.7\Omega$
t _f	Fall Time		16			V _{GS} = 10V ④
C _{iss}	Input Capacitance		3890			V _{GS} = 0V
C _{oss}	Output Capacitance		365			V _{DS} = 25V
C_{rss}	Reverse Transfer Capacitance		220		pF	f = 1.0MHz, See Fig.7
Coss eff.(ER)	Effective Output Capacitance (Energy Related)		370			V _{GS} = 0V, VDS = 0V to 48V®
Coss eff.(TR)	Output Capacitance (Time Related)		470			V _{GS} = 0V, VDS = 0V to 48V ^⑤

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)			85		MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①			340		integral reverse p-n junction diode.
V_{SD}	Diode Forward Voltage			1.2	V	$T_J = 25^{\circ}C, I_S = 51A, V_{GS} = 0V $ ④
dv/dt	Peak Diode Recovery dv/dt@		8.1		V/ns	$T_J = 150^{\circ}C, I_S = 51A, V_{DS} = 60V$
t _{rr}	Reverse Recovery Time		32		ns	$T_{J} = 25^{\circ}C$ $V_{DD} = 51V$
L _{LL}	The verse recovery filling		34		113	$T_{J} = 125^{\circ}C$ $I_{F} = 51A$,
	Poverse Pessyon, Charge		30		200	$T_{J} = 25^{\circ}C$ di/dt = 100A/µs @
Q_{rr}	Reverse Recovery Charge		38		nC	<u>T_J = 125°C</u>
I _{RRM}	Reverse Recovery Current		1.7		Α	T _J = 25°C






Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 4. Typical Output Characteristics




Fig 6. Normalized On-Resistance vs. Temperature




Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 11. Drain-to-Source Breakdown Voltage




Fig 10. Maximum Safe Operating Area




Fig 12. Typical C_{oss} Stored Energy




Fig 13. Typical On-Resistance vs. Drain Current






Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 15. Avalanche Current vs. Pulse Width




Fig 16. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every

- 2. Safe operation in Avalanche is allowed as long $asT_{j\text{max}}$ is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{imax} (assumed as 25°C in Figure 15, 16).

 t_{av} = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 13) PD (ave) = 1/2 ($1.3 \cdot BV \cdot I_{av}$) = $\Delta T / Z_{thJC}$

 $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$

 $E_{AS (AR)} = P_{D (ave)} t_{av}$






Fig 17. Threshold Voltage vs. Temperature




Fig 19. Typical Recovery Current vs. dif/dt




Fig 18. Typical Recovery Current vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt





Fig 21. Typical Stored Charge vs. dif/dt








Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 24a. Switching Time Test Circuit




Fig 25a. Gate Charge Test Circuit




Fig 23b. Unclamped Inductive Waveforms




Fig 24b. Switching Time Waveforms







Fig 25b. Gate Charge Waveform




PQFN 5x6 Outline "E" Package Details










S Y	COMMON					
M B O	N	IM	l.	NCH		
O L	MIN.	MAX.	MIN.	MAX.		
Α	0.90	1.17	0.0354	0.0461		
b	0.31	0.51	0.0130	0.0189		
С	0.195	0.300	0.0077	0.0118		
D	4.80	5.25	0.1890	0.2028		
D1	3.91	4.31	0.1539	0.1697		
D2	4.80	5.10	0.1890	0.1968		
Е	5.90	6.25	0.2323	0.2421		
E1	5.65	6.15	0.2224	0.2362		
E2	1.10	_	0.0594	_		
E3	3.32	3.78	0.1307	0.1480		
E4	3.52	3.72	0.1346	0.1409		
E5	0.13	0.32	0.0071	0.0126		
е	1.27	1.27 BSC		BSC		
L	0.51	0.86	0.0020	0.0098		
L1	0.38	0.71	0.0150	0.0260		
L2	0.05	0.25	0.0201	0.0339		
1	0	0.18	0	0.0071		

For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136: http://www.irf.com/technical-info/appnotes/an-1136.pdf

For more information on package inspection techniques, please refer to application note AN-1154: http://www.irf.com/technical-info/appnotes/an-1154.pdf


PQFN 5x6 Outline "E" Part Marking



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



PQFN Tape and Reel



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Qualification Information[†]

Out lift and and and	Industrial				
Qualification Level	(per JEDEC JESD47F ^{††} guidelines)				
	DOEN Francis	MSL1			
Moisture Sensitivity Level	PQFN 5mm x 6mm	(per JEDEC J-STD-020D ^{††)}			
RoHS Compliant	Yes				

- † Qualification standards can be found at International Rectifier's web site: http://www.irf.com/product-info/reliability
- †† Applicable version of JEDEC standard at the time of product release.

Revision History

Date	Comments		
8/21/2014	Updated data sheet with latest PQFN Tape and Reel on page 10.		
11/7/2014	 Updated E_{AS (L =1mH)} = 160mJ on page 2 Updated note 8 "Limited by T_{Jmax}, starting T_J = 25°C, L = 1mH, R_G = 50Ω, I_{AS} = 18A, V_{GS} =10V" on page 2 		



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA

To contact International Rectifier, please visit http://www.irf.com/whoto-call/

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.