

AUTOMOTIVE GRADE

AUIRFR4620

HEXFET® Power MOSFET

Features

- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dV/dT Rating
- 175°C Operating Temperature
- Fast Switching


Description

· Repetitive Avalanche Allowed up to Tjmax

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional

features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide

- · Lead-Free, RoHS Compliant
- Automotive Qualified *



V _{DSS}		200V
R _{DS(on)}	typ.	64m Ω
	max.	78mΩ
l _n		24A



G	D	S
Gate	Drain	Source

Base next number	Dookens Type	Standard Pack	(Orderable Dort Number
Base part number	Package Type	Form	Quantity	Orderable Part Number
ALUDED 4620	D. Dok	Tube	75	AUIRFR4620
AUIRFR4620	D-Pak	Tape and Reel Left	3000	AUIRFR4620TRL

Absolute Maximum Ratings

variety of other applications.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	24	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	17	Α
I _{DM}	Pulsed Drain Current ①	100	
P _D @T _C = 25°C	Maximum Power Dissipation	144	W
	Linear Derating Factor	0.96	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy (Thermally Limited) ②	113	mJ
I _{AR}	Avalanche Current ①	See Fig. 14, 15, 22a, 22b	Α
E _{AR}	Repetitive Avalanche Energy ①		mJ
dv/dt	Pead Diode Recovery dv/dt®	54	V/ns
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

Thermal Resistance

Symbol Parameter		Тур.	Max.	Units
$R_{ heta JC}$	Junction-to-Case ®		1.045	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ∅		50	°C/W
$R_{\theta JA}$	Junction-to-Ambient ⑦		110	

HEXFET® is a registered trademark of Infineon.

2015-12-1

^{*}Qualification standards can be found at www.infineon.com



Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	200			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.23		V/°C	Reference to 25°C, I _D = 5mA ①
R _{DS(on)}	Static Drain-to-Source On-Resistance		64	78	mΩ	V _{GS} = 10V, I _D = 15A ④
$V_{GS(th)}$	Gate Threshold Voltage	3.0		5.0	V	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$
gfs	Forward Trans conductance	37			S	$V_{DS} = 50V, I_{D} = 15A$
R _{G(Int)}	Internal Gate Resistance		2.6		Ω	
1	Drain to Source Leakage Current			20	μA	$V_{DS} = 200V, V_{GS} = 0V$
I _{DSS}	Drain-to-Source Leakage Current			250	μΑ	$V_{DS} = 200V, V_{GS} = 0V$ $V_{DS} = 200V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
1	Gate-to-Source Forward Leakage			100		V _{GS} = 20V
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

•	• • • • • • • • • • • • • • • • • • • •	•	•		
Q_g	Total Gate Charge	 25	38		I _D = 15A
Q_{gs}	Gate-to-Source Charge	 8.2		nC	V _{DS} = 100V
Q_{gd}	Gate-to-Drain Charge	 7.9		110	V _{GS} = 10V4
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})	 17			
$t_{d(on)}$	Turn-On Delay Time	 13.4			V _{DD} = 130V
t _r	Rise Time	 22.4		200	I _D = 15A
$t_{d(off)}$	Turn-Off Delay Time	 25.4		ns	$R_G = 7.3\Omega$
t _f	Fall Time	 14.8			V _{GS} = 10V4
C_{iss}	Input Capacitance	 1710			$V_{GS} = 0V$
C_{oss}	Output Capacitance	 125			$V_{DS} = 50V$
C_{rss}	Reverse Transfer Capacitance	 30		pF	f = 1.0MHz
C _{oss eff.} (ER)	Effective Output Capacitance (Energy Related)	 113			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 160V $
C _{oss eff.} (TR)	Effective Output Capacitance (Time Related)	 317			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 160V $

Diode Characteristics

	ilai acteristics				1	T	
	Parameter	Min.	Typ.	Max.	Units	Condi	tions
I _s	Continuous Source Current (Body Diode)			24		MOSFET symbol showing the	
I _{SM}	Pulsed Source Current (Body Diode) ①			100		integral reverse p-n junction diode	6
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 15A$	A,V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time		78			T _J = 25°C	
			99		ns	$T_J = 125^{\circ}C$ V_R	= 100V,
Q_{rr}	Reverse Recovery Charge		294		nC	$T_J = 25^{\circ}C$ $I_F =$: 15A
			432		IIC	$T_J = 125^{\circ}C$ di/c	lt = 100A/µs ⊕
			7.6		Α	T _J = 25°C	
t_{on}	Forward Turn-On Time	Intrinsio	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- $\label{eq:loss_distance} \mbox{3} \quad I_{SD} \leq 15 \mbox{A}, \ di/dt \leq 634 \mbox{A}/\mu \mbox{s}, \ V_{DD} \leq V_{(BR)DSS}, \ T_{J} \leq 175 \mbox{°C}.$
- \circ C_{oss eff}. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- © $C_{oss\ eff}$. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994






Fig. 1 Typical Output Characteristics




Fig. 3 Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig. 2 Typical Output Characteristics




Fig. 4 Normalized On-Resistance vs. Temperature





Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage





OPERATION IN THIS AREA

LIMITED BY R DS (on)

10

10

10

Tc = 25°C

Tj = 175°C

Single Pulse


0.1

1 10 100 1000

VDS, Drain-to-Source Voltage (V)

1000

Fig. 7 Typical Source-to-Drain Diode Forward Voltage






Fig. 9 Maximum Drain Current vs. Case Temperature




Fig. 11 Typical Coss Stored Energy

Fig 10. Drain-to-Source Breakdown Voltage 500 E_{AS} , Single Pulse Avalanche Energy (mJ) P 450 TOP 2.05A 400 2.94A BOTTOM 15A 350 300 250 200 150 100 50 0 25 50 75 100 125 150 175 Starting T_J , Junction Temperature (°C)

Fig 12. Maximum Avalanche Energy vs. Drain Current

Fig 8. Maximum Safe Operating Area






Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current Vs. Pulse width




Fig 15. Maximum Avalanche Energy Vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 14, 15: (For further info, see AN-1005 at www.infineon.com)

- Avalanche failures assumption:
 Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as Tjmax is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. lav = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 13, 14).

tav = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ (} 1.3 \cdot \text{BV} \cdot \text{I}_{av} \text{)} = \Delta \text{T} / \text{Z}_{thJC} \\ I_{av} &= 2\Delta \text{T} / \text{ [} 1.3 \cdot \text{BV} \cdot \text{Z}_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$






Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt

400

di_F /dt (A/µs)

600

800

1000

0

200




Fig. 17 - Typical Recovery Current vs. dif/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt

2015-12-1






Fig 20. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 21a. Unclamped Inductive Test Circuit




Fig 22a. Switching Time Test Circuit




Fig 23a. Gate Charge Test Circuit




Fig 21b. Unclamped Inductive Waveforms




Fig 22b. Switching Time Waveforms





Fig 23b. Gate Charge Waveform


2015-12-1




D-Pak (TO-252AA) Package Outline (Dimensions are shown in millimeters (inches))









NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- 3- LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- ⚠ DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- DIMENSION 61 & c1 APPLIED TO BASE METAL ONLY.
- ♠ DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

S Y M		DIMENSIONS					
B	MILLIM	ETERS	INC	HES	O T E S		
L	MIN.	MAX.	MIN.	MAX.	S		
Α	2.18	2.39	.086	.094			
A1	-	0.13	-	.005			
b	0.64	0.89	.025	.035			
ь1	0.65	0.79	.025	.031	7		
b2	0.76	1.14	.030	.045			
b3	4.95	5.46	.195	.215	4		
С	0.46	0.61	.018	.024			
c1	0.41	0.56	.016	.022	7		
c2	0.46	0.89	.018	.035			
D	5.97	6.22	.235	.245	6		
D1	5.21	-	.205	-	4		
Ε	6.35	6.73	.250	.265	6		
E1	4.32	-	.170	-	4		
е	2.29	BSC	.090	.090 BSC			
Н	9.40	10.41	.370	.410			
L	1.40	1.78	.055	.070			
L1	2.74	BSC	.108	REF.			
L2	0.51	BSC	.020	BSC			
L3	0.89	1.27	.035	.050	4		
L4	-	1.02	-	.040			
L5	1.14	1.52	.045	.060	3		
ø	0,	10*	0,	10°			
ø1	0,	15*	0,	15*			
ø2	25*	35°	25*	35°			

LEAD ASSIGNMENTS


HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE 4.- DRAIN
- T. DIVAII

IGBT & CoPAK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER 4.- COLLECTOR


D-Pak (TO-252AA) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/




D-Pak (TO-252AA) Tape & Reel Information (Dimensions are shown in millimeters (inches))



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information

		Automotive				
		(per AEC-Q101)				
		Comments: This part number(s) passed Automotive qualification. Infineon's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.				
Moisture Sensitivity Level		D-Pak	MSL1			
			Class M3 (+/- 400V) [†]			
	Machine Model	AEC-Q101-002				
FOD	Lluman Dady Madal	Class H1B (+/- 1000V) [†]				
ESD	Human Body Model	AEC-Q101-001				
	Charried Davids Madel	Class C5 (+/- 2000V) [†]				
Charged Device Model		AEC-Q101-005				
RoHS Compliant		Yes				

[†] Highest passing voltage.

Revision History

Date	Comments			
12/1/2015	 Updated datasheet with corporate template Corrected ordering table on page 1. Updated typo on the fig.19 and fig.20, unit of y-axis from "A" to "nC" on page 6. 			

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.