



AOL1454

N-Channel Enhancement Mode Field Effect Transistor

General Description

The AOL1454 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge. It is ESD protected. This device is suitable for use as a low side switch in SMPS and general purpose applications.


- -RoHS Compliant
- -Halogen and Antimony Free Green Device*


Features

$$\begin{split} &V_{DS} \; (V) = 40V \\ &I_{D} = 50A \; (V_{GS} = 10V) \\ &R_{DS(ON)} < 9m\Omega \; (V_{GS} = 10V) \\ &R_{DS(ON)} < 13m\Omega \; (V_{GS} = 4.5V) \end{split}$$

ESD Protected UIS Tested Rg,Ciss,Coss,Crss Tested

Ultra SO-8[™] Top View





Absolute Maximum Ratings T _A =25°C unless otherwise noted								
Parameter		Symbol	Maximum	Units				
Drain-Source Voltage		V_{DS}	40	V				
Gate-Source Voltage		V_{GS}	±20	V				
Continuous Drain	T _C =25°C ^H		50					
Current ^B	T _C =100°C	I _D	48	A				
Pulsed Drain Current ^C		I _{DM}	100					
Continuous Drain	T _A =25°C		12	^				
Current ^A	T _A =70°C	I _{DSM}	10	A				
Avalanche Current ^C		I _{AR}	30	А				
Repetitive avalanche energy L=0.3mH ^C		E _{AR}	135	mJ				
	T _C =25°C	P _D	60	W				
Power Dissipation ^B	T _C =100°C	r _D	30	VV				
	T _A =25°C	В	2.1	10/				
Power Dissipation A	T _A =70°C	P _{DSM}	1.3	W				
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C				

Thermal Characteristics									
Parameter	Symbol	Тур	Max	Units					
Maximum Junction-to-Ambient A	t ≤ 10s	D	20	25	°C/W				
Maximum Junction-to-Ambient A	Steady-State	$R_{\theta JA}$	50	60	°C/W				
Maximum Junction-to-Case D	Steady-State	$R_{\theta JC}$	1.8	2.5	°C/W				



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC F	PARAMETERS					
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250uA, V _{GS} =0V	40			V
I _{DSS}	Zero Gate Voltage Drain Current	V_{DS} =40V, V_{GS} =0V			1	uA
		T _J =55	°C		5	uA
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±20V			±100	uA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_D=250\mu A$	1	2	3	V
I _{D(ON)}	On state drain current	V_{GS} =10V, V_{DS} =5V	100			Α
R _{DS(ON)}		V _{GS} =10V, I _D =20A		7.5	9.0	mO
	Static Drain-Source On-Resistance	T _J =125	°C	10		mΩ
		V _{GS} =4.5V, I _D =20A		10.3	13	mΩ
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =20A		47		S
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.7	1	V
Is	Maximum Body-Diode Continuous Current				50	Α
DYNAMIC	PARAMETERS		•			
C _{iss}	Input Capacitance			1600	1920	pF
C _{oss}	Output Capacitance	V_{GS} =0V, V_{DS} =20V, f=1MHz		320		pF
C_{rss}	Reverse Transfer Capacitance	1		100		pF
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		3.4		Ω
SWITCHI	NG PARAMETERS		•	-	-	
Q _g (10V)	Total Gate Charge			22		nC
Q _g (4.5V)	Total Gate Charge	\/ =10\/ \/ =20\/ =20\		10.5		nC
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =20V, I_{D} =20A		4.2		nC
Q_{gd}	Gate Drain Charge	1		4.8		nC
t _{D(on)}	Turn-On DelayTime			6.5		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =20V, R_{L} =1 Ω ,		12.5		ns
$t_{D(off)}$	Turn-Off DelayTime	R_{GEN} =3 Ω		33		ns
t _f	Turn-Off Fall Time			16		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=100A/μs		31		ns
Q _{rr}	Body Diode Reverse Recovery Charge	l _F =20A, dl/dt=100A/μs		33		nC

A: The value of $R_{\theta JA}$ is measured with the device in a still air environment with T $_A$ =25°C. The power dissipation P_{DSM} and current rating I_{DSM} are based on $T_{J(MAX)}$ =150°C, using steady state junction-to-ambient thermal resistance.

Rev1: June 2008

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation PD is based on T $_{J(MAX)}$ =175 $^{\circ}$ C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature T $_{J(MAX)}$ =175°C.

D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case R $_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 $\,\mu s$ pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T $_{J(MAX)}$ =175°C. The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T A=25°C.

H. The maximum current rating is limited by bond-wires.

 $^{^{\}star}$ This device is guaranteed green after date code 8P11 (June 1 $_{\mathrm{ST}}$ 2008)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction
Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note B)




Figure 14: Current De-rating (Note B)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note G)






Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

