

MOSFET

OptiMOS[™] 6 Power-Transistor, 40 V

Features


- Optimized for synchronous application
- Very low on-resistance R_{DS(on)}
 100% avalanche tested
- Superior thermal resistance
- N-channel
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21
 175 °C rated


Product validation

Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters**

Parameter	Value	Unit	
V _{DS}	40	V	
$R_{DS(on),max}$	1	mΩ	
I _D	285	A	
Qoss	73	nC	
Q _G (0V10V)	67	nC	
Q _G (0V4.5V)	32	nC	











Type / Ordering Code	Package	Marking	Related Links
BSC010N04LS6	PG-TDSON-8 FL	10N04LS6	-

OptiMOSTM 6 Power-Transistor, 40 V BSC010N04LS6



Table of Contents

scription	1
ximum ratings	3
ermal characteristics	3
ctrical characteristics	4
ctrical characteristics diagrams	6
ckage Outlines	0
vision History	2
demarks 1	2
claimer	2

OptiMOS[™] 6 Power-Transistor, 40 V BSC010N04LS6



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatar	Cumbal	Values					
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current ¹⁾	I _D	- - - -	- - - -	285 201 241 170 40	$V_{\rm GS}{=}10~{\rm V},~T_{\rm C}{=}25~{\rm ^{\circ}C}$ $V_{\rm GS}{=}10~{\rm V},~T_{\rm C}{=}100~{\rm ^{\circ}C}$ $V_{\rm GS}{=}4.5~{\rm V},~T_{\rm C}{=}25~{\rm ^{\circ}C}$ $V_{\rm GS}{=}4.5~{\rm V},~T_{\rm C}{=}100~{\rm ^{\circ}C}$ $V_{\rm GS}{=}10~{\rm V},T_{\rm A}{=}25~{\rm ^{\circ}C},R_{\rm thJA}{=}50~{\rm ^{\circ}C}$		
Pulsed drain current ³⁾	I _{D,pulse}	-	-	1140	Α	<i>T</i> _A =25 °C	
Avalanche energy, single pulse ⁴⁾	E AS	-	-	376	mJ	$I_{\rm D}$ =50 A, $R_{\rm GS}$ =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	150 3.0	W	T _C =25 °C T _A =25 °C, R _{thJA} =50 °C/W ²⁾	
		IEC climatic category; DIN IEC 68-1 55/175/56					

2 Thermal characteristics

Table 3 **Thermal characteristics**

Baramatar	Symbol	Values			Unit	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Ullit	Note / Test Condition	
Thermal resistance, junction - case, bottom	R_{thJC}	-	-	1	°C/W	-	
Thermal resistance, junction - case, top	R _{thJC}	-	-	20	°C/W	-	
Device on PCB, 6 cm² cooling area ²⁾	R _{thJA}	-	-	50	°C/W	-	

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions. $^{2)}$ Device on 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain

connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

⁴⁾ See Diagram 13 for more detailed information

OptiMOS[™] 6 Power-Transistor, 40 V BSC010N04LS6



3 Electrical characteristics at T_j =25 °C, unless otherwise specified

Table 4 **Static characteristics**

Parameter.	0		Values				
Parameter	Symbol	Min.	Min. Typ.		Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	40	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	V _{GS(th)}	1.3	-	2.3	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 250 \ \mu {\rm A}$	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =40 V, V _{GS} =0 V, T _j =25 °C V _{DS} =40 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I_{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	0.89 1.1	1.0 1.4	mΩ	V _{GS} =10 V, I _D =50 A V _{GS} =4.5 V, I _D =50 A	
Gate resistance	R _G	-	1	-	Ω	-	
Transconductance	g_{fs}	-	250	-	S	$ V_{DS} \ge 2 I_D R_{DS(on)max}, I_D = 50 \text{ A}$	

Table 5 **Dynamic characteristics**

Devementar	Crossball	Values			11	Nata / Tank Candition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance ¹⁾	Ciss	-	4600	6000	pF	V _{GS} =0 V, V _{DS} =20 V, <i>f</i> =1 MHz	
Output capacitance ¹⁾	Coss	-	1500	2000	pF	V _{GS} =0 V, V _{DS} =20 V, f=1 MHz	
Reverse transfer capacitance ¹⁾	C _{rss}	-	38	66	pF	V _{GS} =0 V, V _{DS} =20 V, <i>f</i> =1 MHz	
Turn-on delay time	$t_{\sf d(on)}$	-	7	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω	
Rise time	t _r	-	5.0	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω	
Turn-off delay time	$t_{\sf d(off)}$	-	29	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω	
Fall time	t _f	-	8	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 Ω	

Gate charge characteristics²⁾ Table 6

Danamatan	Ob. a.l		Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	$Q_{\rm gs}$	-	12	-	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge at threshold	Q _{g(th)}	-	7.3	-	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V	
Gate to drain charge ¹⁾	Q_{gd}	-	8.1	12	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V	
Switching charge	Q _{sw}	-	13	-	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge total ¹⁾	Qg	-	67	83	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V	
Gate plateau voltage	V _{plateau}	-	2.7	-	V	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge total	Qg	-	32	-	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 4.5 V	
Gate charge total, sync. FET	Q _{g(sync)}	-	28	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 4.5 V	
Output charge ¹⁾	Qoss	-	73	97	nC	V _{DD} =20 V, V _{GS} =0 V	

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOSTM 6 Power-Transistor, 40 V BSC010N04LS6





Table 7 Reverse diode

Davamatav	Cymphol	Values			I I mid	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	Is	-	-	150	Α	T _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	1140	Α	T _C =25 °C	
Diode forward voltage	V _{SD}	-	0.80	1	V	V _{GS} =0 V, I _F =50 A, T _j =25 °C	
Reverse recovery time ¹⁾	t _{rr}	-	30	60	ns	V _R =20 V, I _F =10 A, d <i>i</i> _F /d <i>t</i> =400 A/μs	
Reverse recovery charge ¹⁾	Qrr	-	97	194	nC	V _R =20 V, I _F =10 A, d <i>i</i> _F /d <i>t</i> =400 A/μs	





4 Electrical characteristics diagrams
































5 Package Outlines







DIM	MILLI	METERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	0.90	1.10	0.035	0.043		
A3	0.25	(REF)	0.011	(REF)		
b	0.34	0.54	0.013	0.021		
b1	0.02	0.22	0.001	0.009		
D	5.15	(BSC)	0.203	(BSC)		
D1	5.00	(BSC)	0.197	(BSC)		
D2	3.70	4.40	0.146	0.173		
E	6.15	(BSC)	0.242 (BSC)			
E1	6.00	(BSC)	0.236 (BSC)			
E2	3.40	3.80	0.134	0.150		
е	1.27	(BSC)	0.050 (BSC)			
N		8	8			
L	0.74	0.84	0.029	0.033		
М	0.45	0.66	0.018	0.026		
Θ	8.5°	12°	8.5°	12°		
Q	3.15	3.25	0.124	0.128		
R	0.48	0.58	0.019 0.			
aaa	0	.25	0.010			
eee	0	.08	0.0	003		

DOCUMEN	IT NO
Z8B0016	
SCALE 0 2.5	2.5————————————————————————————————————
EUROPEAN PR	OJECTION
	⊕
ISSUE D 02-08-2	
REVISI 01	ON

Figure 1 Outline PG-TDSON-8 FL, dimensions in mm/inches






Figure 2 Outline Boardpads (PG-TDSON-8-FL), dimensions in mm

OptiMOS[™] 6 Power-Transistor, 40 V BSC010N04LS6



Revision History

BSC010N04LS6

Revision: 2022-07-21, Rev. 2.3

Previous Revision

1 TCVIOUS I	Trevious (Cevision							
Revision	Date	Subjects (major changes since last revision)						
2.0	2018-07-31	Release of final version						
2.1	2019-04-02	Update Marking						
2.2	2020-03-16	Update current rating						
2.3	2022-07-21	Update "Boardpads" drawing, footnotes and add max values						

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2022 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie") .

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.