

Features

- Split Gate Trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low R_{DS(ON)}

Product Summary





BVDSS	RDSON	ID
100V	65mΩ	10A

Applications

- DC-DC Converters
- Power management functions
- Synchronous-rectification applications

SOT89-3L Pin Configuration





Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	100	V
V _G s	Gate-Source Voltage	±20	V
I _D @T _C =25°C	Continuous Drain Current, V _{GS} @ 10V ^{1,6}	10	Α
I _D @T _C =100°C	Continuous Drain Current, V _{GS} @ 10V ^{1,6}	6.7	А
I _{DM}	Pulsed Drain Current ²	50	А
EAS	Single Pulse Avalanche Energy ³	22	mJ
I _{AS}	Avalanche Current		Α
P _D @T _C =25°C	Total Power Dissipation⁴	46	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
TJ	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Тур.	Max.	Unit
Reja	Thermal Resistance Junction-Ambient ¹			°C/W
Rejc	Thermal Resistance Junction-Case ¹		2.7	°C/W



Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V , I _D =250uA	100			V
$\triangle BV_{DSS}/\triangle T_{J}$	BV _{DSS} Temperature Coefficient	Reference to 25°C , I _D =1mA				V/°C
В	Static Drain-Source On-Resistance ²	V _{GS} =10V , I _D =5A		65	80	mΩ
R _{DS(ON)}	Static Drain-Source On-Resistance	V_{GS} =4.5 V , I_D =4 A		80	100	11177
V _{GS(th)}	Gate Threshold Voltage	\/ -\/ -250\	1.3	1.8	2.3	V
$\Delta V_{GS(th)}$	V _{GS(th)} Temperature Coefficient	$-V_{GS}=V_{DS}$, $I_D=250uA$				mV/°C
la sa	Drain Source Leekage Current	V _{DS} =100V , V _{GS} =0V , T _J =25°C			1	
I _{DSS}	Drain-Source Leakage Current	V_{DS} =100V, V_{GS} =0V , T_{J} =100°C			100	· uA
I _{GSS}	Gate-Source Leakage Current	$V_{GS} = \pm 20V$, $V_{DS} = 0V$			±100	nA
gfs	Forward Transconductance	V _{DS} =10V , I _D =5A				S
R _g	Gate Resistance	V _{DS} =0V , V _{GS} =0V , f=1MHz				Ω
Q_g	Total Gate Charge			3.7		
Q_{gs}	Gate-Source Charge	V_{DS} =50V , V_{GS} =10V , I_{D} =10A		0.8		nC
Q_{gd}	Gate-Drain Charge			1		
T _{d(on)}	Turn-On Delay Time			8		
Tr	Rise Time	VGS=10V, VDD=50V,		16		
T _{d(off)}	Turn-Off Delay Time	RG=3Ω, ID=10A		17		ns
T _f	Fall Time			14		
C _{iss}	Input Capacitance			228		
Coss	Output Capacitance V _{DS} =50V , V _{GS} =0V , f=1MHz			58		pF
C _{rss}	Reverse Transfer Capacitance			1.9		

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
ls	Continuous Source Current ^{1,4}	V _G =V _D =0V , Force Current			10	А
VsD	Diode Forward Voltage ²	V _{GS} =0V , I _S =20A , T _J =250			1.2	V
t _{rr}	Reverse Recovery Time	IF=10A , di/dt=100A/μs ,		22		nS
Q _{rr}	Reverse Recovery Charge	T _J =250		18		nC

FÈ he Ádata Á ested Ány Ásurface Ámounted Án Ás Á Ánch² FR-4 Ánoard Á with Á2 OZ Ásopper.


CÉThe Átata Áested Áby Ápulsed Áfaulse Ávidth Á: 300 us Á Átuty Ácycle Á: 2%
HET he EAS data shows Max. rating . The test condition is VRWAG »Ô, VDD=50V, VGS=10V, L=5mH.

I È he Ápower Átissipation Ás Áimited Áby Á 50°C junction Áemperature
Í ÉThe Átata Ás Áheoretically Áhe Ásame Ás Á_{D, a}nd Á_{DMÁ} Án Áeal Áspplications Ás hould Ábe Áimited Áby Átotal Ápower Átissipation.




Characteristics Curve:


Typ. output characteristics $I_D=f(V_{DS})$




Typ. drain-source on resistance $R_{DS(on)}=f(I_D)$



Typ. transfer characteristics $I_D=f(V_{GS})$




Drain-source on-state resistance







Gate Threshold Voltage V_{TH} =f(T_j); I_D =250uA




Drain-source breakdown voltage




Typ. gate charge V_{GS} =f(Q_g); I_D =10A




Typ. capacitances $C = f(V_{DS})$; $V_{GS} = 0V$; f = 1MHz











Safe operating area $I_D = f(V_{DS})$




Body Diode Forward Voltage Variation $I_F = f(V_{GS})$






Max. transient thermal impedance

$$Z_{thJC} = f(t_p)$$







Test Circuit and Waveform:



Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms



SOT-89-3L Package Information



Cymbol	Dimensions In Millimeters		Dimensions In Inches			
Symbol	Min	Max	Min	Max		
Α	1.400	1.600	0.055	0.063		
b	0.320	0.520	0.013	0.020		
b1	0.400	0.580	0.016	0.023		
С	0.350	0.440	0.014	0.017		
D	4.400	4.600	0.173	0.181		
D1	1.550	1.550 REF. 0.061 REF.		1.550 REF.		REF.
Е	2.300	2.600	0.091	0.102		
E1	3.940	4.250	0.155	0.167		
е	1.500 TYP.		0.060	TYP.		
e1	3.000 TYP.		0.118	TYP.		
L	0.900	1.200	0.035	0.047		