

AOT412/AOB412L

100V N-Channel MOSFET SDMOS[™]

General Description


The AOT412 & AOB412L are fabricated with SDMOS trench technology that combines excellent $R_{\rm DS(ON)}$ with low gate charge & low $Q_{\rm rr}.$ The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.

Product Summary

 $\begin{array}{lll} V_{DS} & & 100V \\ I_{D} \; (at \, V_{GS} \! = \! 10V) & 60A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10V) & < 15.8 m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 7V) & < 19.4 m\Omega \end{array}$

100% UIS Tested 100% R_q Tested





Absolute Maximum Ratings T _A =25°C unless otherwise noted								
Parameter		Symbol	Maximum	Units				
Drain-Source Voltage		V _{DS}	100	V				
Gate-Source Voltage		V_{GS}	±25	V				
Continuous Drain	T _C =25°C	ı	60					
Current	T _C =100°C	'D	44	А				
Pulsed Drain Current C		I _{DM}	140					
Continuous Drain Current	T _A =25°C	ı	8.2	А				
	T _A =70°C	IDSM	6.6	A				
Avalanche Current ^C		I _{AS} ,I _{AR}	47	А				
Avalanche energy L=0.1mH ^C		E _{AS} ,E _{AR}	110	mJ				
	T _C =25°C	P _D	150	W				
Power Dissipation ^B	T _C =100°C	- D	75	VV				
	T _A =25°C	Ь	2.6	W				
Power Dissipation A	ower Dissipation A T_{A} =70°C P_{DSM}		1.7					
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C				

Thermal Characteristics								
Parameter		Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	18	°C/W			
Maximum Junction-to-Ambient AD	Steady-State $R_{\theta JA}$		40	48	°C/W			
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.7	1	°C/W			



Electrical Characteristics (T_{.1}=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units				
STATIC PARAMETERS										
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu A, V_{GS}=0V$	100			V				
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			10	μА				
		T _J =55°C			50	μΑ				
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±25V			100	nA				
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2.6	3.2	3.8	V				
I _{D(ON)}	On state drain current	V_{GS} =10V, V_{DS} =5V	140			Α				
	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A		13.2	15.8	m()				
		TO220 T _J =125°C		25	30	mΩ				
D		V_{GS} =7V, I_D =20A								
		TO220		15.5	19.4	mΩ				
R _{DS(ON)}	Static Dialii-Source Off-Resistance	V_{GS} =10V, I_D =20A				mΩ				
		TO263		12.9	15.5					
		$V_{GS}=7V$, $I_D=20A$								
		TO263		15.2	19.1	mΩ				
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_{D}=20A$		30		S				
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.65	1	V				
Is	Maximum Body-Diode Continuous Current				60	Α				
DYNAMIC	CPARAMETERS									
C _{iss}	Input Capacitance		2150	2680	3220	pF				
C _{oss}	Output Capacitance	V_{GS} =0V, V_{DS} =50V, f=1MHz	180	260	340	pF				
C _{rss}	Reverse Transfer Capacitance		60	100	140	pF				
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, f=1MHz	0.5	1	1.5	Ω				
SWITCHI	NG PARAMETERS									
Q _g (10V)	Total Gate Charge		36	45	54	nC				
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =50V, I_{D} =20A	14	17	20	nC				
Q_{gd}	Gate Drain Charge		9	15	21	nC				
t _{D(on)}	Turn-On DelayTime			19		ns				
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2 Ω ,		16		ns				
t _{D(off)}	Turn-Off DelayTime	R_{GEN} =3 Ω		27		ns				
t _f	Turn-Off Fall Time]		10		ns				
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=500A/μs	15	22	29	ns				
Q _{rr}	Body Diode Reverse Recovery Charge	le I _F =20A, dI/dt=500A/μs		96	125	nC				

A. The value of R_{0JA} is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The Power dissipation P_{DSM} is based on R_{0JA} and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

- D. The $R_{a,lA}$ is the sum of the thermal impedence from junction to case $R_{a,lC}$ and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =175°C. The SOA curve provides a single pulse rating.
- G. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C.


APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale


B. The power dissipation P_D is based on $T_{J(MAX)}$ =175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =175°C. Ratings are based on low frequency and duty cycles to keep initial T_{J} =25°C.







 ${
m V_{DS}}$ (Volts) Fig 1: On-Region Characteristics (Note E)




V_{GS}(Volts)
Figure 2: Transfer Characteristics (Note E)




 ${
m I_D}\left({
m A} \right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)






Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

Rev2.1: June 2024 **www.aosmd.com** Page 4 of 7








Figure 13: Power De-rating (Note F)






Figure 14: Current De-rating (Note F)




Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-toAmbient (Note G)




Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)

Rev2.1: June 2024 **www.aosmd.com** Page 5 of 7







 $\rm I_{S}$ (A) Figure 17: Diode Reverse Recovery Charge and Peak Current vs. Conduction Current



I_S (A)
Figure 18: Diode Reverse Recovery Time and
Softness Factor vs. Conduction Current




di/dt (A/μs) Figure 19: Diode Reverse Recovery Charge and Peak Current vs. di/dt




di/dt (A/μs)
Figure 20: Diode Reverse Recovery Time and Softness Factor vs. di/dt





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms





Rev2.1: June 2024 **www.aosmd.com** Page 7 of 7