International Rectifier

IRF6662PbF IRF6662TRPbF

DirectFET™ Power MOSFET ②

Typical values (unless otherwise specified)

• RoHs Compliant ①


• Lead-Free (Qualified up to 260°C Reflow)

• Application Specific MOSFETs

 Ideal for High Performance Isolated Converter Primary Switch Socket

- Optimized for Synchronous Rectification
- Low Conduction Losses
- High Cdv/dt Immunity
- Low Profile (<0.7mm)
- Dual Sided Cooling Compatible ①
- Compatible with existing Surface Mount Techniques ①

V _{DSS}	Vo	iS		R	DS(on)		
100V max ±20V max			17.5mΩ@ 10V				
Q _{g tot}	\mathbf{Q}_{gd}	Q	gs2	Q_{rr}	Q _{oss}	V _{gs(th)}	
22nC	6.8nC	1.2	nC	50nC	11nC	3.9V	





Applicable DirectFET Outline and Substrate Outline (see p.7,8 for details) ①

_				•	•				
Ī	SQ	SX	ST	MQ	MX	MT	MZ		

Description

The IRF6662PbF combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET™ packaging to achieve the lowest on-state resistance in a package that has the footprint of a SO-8 and only 0.7 mm profile. The DirectFET package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques. Application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET package allows dual sided cooling to maximize thermal transfer in power systems, improving previous best thermal resistance by 80%.

The IRF6662PbF is optimized for primary side bridge topologies in isolated DC-DC applications, for wide range universal input Telecom applications (36V - 75V), and for secondary side synchronous rectification in regulated DC-DC topologies. The reduced total losses in the device coupled with the high level of thermal performance enables high efficiency and low temperatures, which are key for system reliability improvements, and makes this device ideal for high performance isolated DC-DC converters.

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	100	V
V_{GS}	Gate-to-Source Voltage	±20	
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V 3	8.3	
I _D @ T _A = 70°C	Continuous Drain Current, V _{GS} @ 10V 3	6.6	Α
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V @	47	
I _{DM}	Pulsed Drain Current ®	66	
E _{AS}	Single Pulse Avalanche Energy ®	39	mJ
I _{AR}	Avalanche Current ⑤	4.9	Α




Fig 1. Typical On-Resistance vs. Gate Voltage

Notes:

- ① Click on this section to link to the appropriate technical paper.
- ② Click on this section to link to the DirectFET Website.
- 3 Surface mounted on 1 in. square Cu board, steady state.




Fig 2. Typical Total Gate Charge vs. Gate-to-Source Voltage

- ④ T_C measured with thermocouple mounted to top (Drain) of part.
- ⑤ Repetitive rating; pulse width limited by max. junction temperature.
- © Starting $T_J = 25^{\circ}C$, L = 3.2mH, $R_G = 25\Omega$, $I_{AS} = 4.9A$.

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta \mathrm{BV}_{\mathrm{DSS}} / \Delta T_{\mathrm{J}}$	Breakdown Voltage Temp. Coefficient		0.10		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		17.5	22	mΩ	$V_{GS} = 10V, I_D = 8.2A$ ⑦
$V_{GS(th)}$	Gate Threshold Voltage	3.0	3.9	4.9	V	$V_{DS} = V_{GS}$, $I_D = 100\mu A$
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient		-9.7		mV/°C	
I _{DSS}	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 100V, V_{GS} = 0V$
				250		$V_{DS} = 80V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100	1	$V_{GS} = -20V$
gfs	Forward Transconductance	11			S	$V_{DS} = 10V, I_{D} = 4.9A$
Q_g	Total Gate Charge		22	31		
Q _{gs1}	Pre-Vth Gate-to-Source Charge		4.9		1	$V_{DS} = 50V$
Q _{gs2}	Post-Vth Gate-to-Source Charge		1.2		nC	$V_{GS} = 10V$
Q_{gd}	Gate-to-Drain Charge		6.8	10		$I_D = 4.9A$
Q_{godr}	Gate Charge Overdrive		9.1		1	See Fig. 15
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})		8.0		1	
Q _{oss}	Output Charge		11		nC	$V_{DS} = 16V, V_{GS} = 0V$
R_{G}	Gate Resistance		1.2		Ω	
t _{d(on)}	Turn-On Delay Time		11			$V_{DD} = 50V, V_{GS} = 10V$ ⑦
t _r	Rise Time		7.5		1	$I_D = 4.9A$
t _{d(off)}	Turn-Off Delay Time		24		ns	$R_G=6.2\Omega$
t _f	Fall Time		5.9		1	See Fig. 17
C _{iss}	Input Capacitance		1360			$V_{GS} = 0V$
C _{oss}	Output Capacitance		270		pF	$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		61			f = 1.0MHz
C _{oss}	Output Capacitance		1340		1	$V_{GS} = 0V, V_{DS} = 1.0V, f=1.0MHz$
C _{oss}	Output Capacitance		160		1	$V_{GS} = 0V, V_{DS} = 80V, f=1.0MHz$

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current			2.5		MOSFET symbol
	(Body Diode)				Α	showing the
I _{SM}	Pulsed Source Current			66		integral reverse
	(Body Diode) ⑤					p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$, $I_S = 4.9A$, $V_{GS} = 0V$ ⑦
t _{rr}	Reverse Recovery Time		34	51	ns	$T_J = 25$ °C, $I_F = 4.9$ A, $V_{DD} = 50$ V
Q_{rr}	Reverse Recovery Charge		50	75	nC	di/dt = 100A/µs ⑦ See Fig. 18

Notes:

 $\ensuremath{\mathbb{S}}$ Repetitive rating; pulse width limited by max. junction temperature.

 $\ensuremath{{\bigcirc}}$ Pulse width $\le 400 \mu s;$ duty cycle $\le 2\%.$

2 www.irf.com

Absolute Maximum Ratings

	Parameter	Max.	Units
P _D @T _A = 25°C	Power Dissipation ③	2.8	W
P _D @T _A = 70°C	Power Dissipation ③	1.8	
$P_D @ T_C = 25^{\circ}C$	Power Dissipation 4	89	
T _P	Peak Soldering Temperature	270	°C
T_J	Operating Junction and	-40 to + 150	
T _{STG}	Storage Temperature Range		

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JA}$	Junction-to-Ambient 30		45	
$R_{\theta JA}$	Junction-to-Ambient	12.5		
$R_{\theta JA}$	Junction-to-Ambient ® 0	20		°C/W
$R_{\theta JC}$	Junction-to-Case ④ ⊙		1.4	
$R_{\theta J\text{-PCB}}$	Junction-to-PCB Mounted ③	1.0		






Fig 3. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient ①

Notes:

- 9 Used double sided cooling, mounting pad.
- Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- **0** R_{θ} is measured at T_J of approximately 90°C.



③ Surface mounted on 1 in. square Cu (still air).



Mounted to a PCB with small clip heatsink (still air)



Mounted on minimum footprint full size board with metalized back and with small clip heatsink (still air)




Fig 4. Typical Output Characteristics




Fig 6. Typical Transfer Characteristics




Fig 8. Typical Capacitance vs.Drain-to-Source Voltage




Fig 5. Typical Output Characteristics




Fig 7. Normalized On-Resistance vs. Temperature




Fig 9. Typical On-Resistance vs. Drain Current




Fig 10. Typical Source-Drain Diode Forward Voltage




Fig11. Maximum Safe Operating Area




Fig 12. Maximum Drain Current vs. Ambient Temperature




Fig 13. Typical Threshold Voltage vs. Junction Temperature




Fig 14. Maximum Avalanche Energy vs. Drain Current




Fig 15a. Gate Charge Test Circuit




Fig 16a. Unclamped Inductive Test Circuit




Fig 17a. Switching Time Test Circuit

6




Fig 15b. Gate Charge Waveform




Fig 16b. Unclamped Inductive Waveforms




Fig 17b. Switching Time Waveforms






Fig 18. Diode Reverse Recovery Test Circuit for N-Channel HEXFET® Power MOSFETs

DirectFET™ Substrate and PCB Layout, MZ Outline ③ (Medium Size Can, Z-Designation).

Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET.

This includes all recommendations for stencil and substrate designs.






www.irf.com 7

IRF6662PbF


DirectFET™ Outline Dimension, MZ Outline (Medium Size Can, Z-Designation).

Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET.

This includes all recommendations for stencil and substrate designs.




DirectFET™ Part Marking



8 www.irf.com


DirectFET™ Tape & Reel Dimension (Showing component orientation).



NOTE: Controlling dimensions in mm Std reel quantity is 4800 parts. (ordered as IRF6662TRPBF). For 1000 parts on 7" reel, order IRF6662TR1PBF

REEL DIMENSIONS									
S.	TANDARI	OPTION	(QTY 48	00)	TR	1 OPTION	(QTY 10	00)	
	ME	TRIC	IMP	ERIAL	ME	TRIC	IMP	ERIAL	
CODE	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	330.0	N.C	12.992	N.C	177.77	N.C	6.9	N.C	
В	20.2	N.C	0.795	N.C	19.06	N.C	0.75	N.C	
С	12.8	13.2	0.504	0.520	13.5	12.8	0.53	0.50	
D	1.5	N.C	0.059	N.C	1.5	N.C	0.059	N.C	
Е	100.0	N.C	3.937	N.C	58.72	N.C	2.31	N.C	
F	N.C	18.4	N.C	0.724	N.C	13.50	N.C	0.53	
G	12.4	14.4	0.488	0.567	11.9	12.01	0.47	N.C	
Н	11.9	15.4	0.469	0.606	11.9	12.01	0.47	N.C	

LOADED TAPE FEED DIRECTION



DIMENSIONS								
	ME	ETRIC	IMP	ERIAL				
CODE	MIN	MAX	MIN	MAX				
Α	7.90	8.10	0.311	0.319				
В	3.90	4.10	0.154	0.161				
С	11.90	12.30	0.469	0.484				
D	5.45	5.55	0.215	0.219				
Е	5.10	5.30	0.201	0.209				
F	6.50	6.70	0.256	0.264				
G	1.50	N.C	0.059	N.C				
Н	1.50	1.60	0.059	0.063				

Data and specifications subject to change without notice.

This product has been designed and qualified for the Consumer market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.