

# **MOSFET** - Power, Single **N-Channel**

40 V, 83 A, 4.2 m $\Omega$ 

## NVD5C454N

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Param	Value	Unit		
V <sub>DSS</sub>	Drain-to-Source Voltage			40	V
V <sub>GS</sub>	Gate-to-Source Voltage			±20	V
I <sub>D</sub>	Continuous Drain Cur-		T <sub>C</sub> = 25°C	82	Α
	rent R <sub>θJC</sub> (Notes 1 & 3)	Steady	T <sub>C</sub> = 100°C	58	
P <sub>D</sub>	Power Dissipation R <sub>θJC</sub>	State	T <sub>C</sub> = 25°C	56	W
	(Note 1)		T <sub>C</sub> = 100°C	28	
I <sub>D</sub>	Continuous Drain		T <sub>A</sub> = 25°C	19	Α
	Current R <sub>θJA</sub> (Notes 1, 2 & 3)	Steady	T <sub>A</sub> = 100°C	14	
P <sub>D</sub>	Power Dissipation R <sub>θJA</sub> State		T <sub>A</sub> = 25°C	3.1	W
	(Notes 1 & 2)		T <sub>A</sub> = 100°C	1.5	
I <sub>DM</sub>	Pulsed Drain Current	$T_A = 25^\circ$	C, t <sub>p</sub> = 10 μs	446	Α
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature			-55 to 175	°C
IS	Source Current (Body Diode)			46	Α
E <sub>AS</sub>	Single Pulse Drain-to-Source Avalanche Energy ( $T_J = 25^{\circ}C$ , $I_{L(pk)} = 8.3 \text{ A}$ )			205	mJ
TL	Lead Temperature for So (1/8" from case for 10 s)	dering Pu	rposes	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Junction-to-Case (Drain) (Note 1)	2.7	°C/W
$R_{\theta JA}$	Junction-to-Ambient - Steady State (Note 2)	48.4	

- 1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.


V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
40 V	4.2 m $\Omega$ @ 10 V	83 A



**DPAK CASE 369C** STYLE 2



#### **MARKING DIAGRAM & PIN ASSIGNMENT**



= Assembly Location

= Year ww = Work Week 5C454N= Device Code = Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25$ °C unless otherwise noted)


Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
OFF CHARAC	TERISTICS				•	•	•
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40	_	_	V
V <sub>(BR)DSS</sub> /T <sub>J</sub>	Drain-to-Source Breakdown Voltage Temperature Coefficient			-	15		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$	-	-	10	μΑ
		$V_{DS} = 40 \text{ V}$	T <sub>J</sub> = 125°C	-	-	250	
I <sub>GSS</sub>	Gate-to-Source Leakage Current	$V_{DS} = 0 \text{ V}, V_{GS}$	<sub>S</sub> = 20 V	-	-	100	nA
ON CHARACT	TERISTICS (Note 4)						
V <sub>GS(TH)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D$	= 70 μΑ	2.0	-	4.0	V
V <sub>GS(TH)</sub> /T <sub>J</sub>	Negative Threshold Temperature Coefficient			-	6.9	_	mV/°C
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub>	<sub>0</sub> = 40 A	-	3.6	4.2	mΩ
9FS	Forward Transconductance	$V_{DS} = 3 \text{ V}, I_{D}$	= 40 A	-	80	_	S
CHARGES, CA	APACITANCES AND GATE RESISTANCES						
C <sub>iss</sub>	Input Capacitance	$V_{GS} = 0 \text{ V, } f = 1.0 \text{ MHz,}$ $V_{DS} = 25 \text{ V}$		-	1900	_	pF
C <sub>oss</sub>	Output Capacitance			-	950	_	1
C <sub>rss</sub>	Reverse Transfer Capacitance			_	48	_	1
Q <sub>G(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32 V, I <sub>D</sub> = 40 A		_	32	_	nC
Q <sub>G(TH)</sub>	Threshold Gate Charge			_	5.7	_	
Q <sub>GS</sub>	Gate-to-Source Charge			_	9.5	_	
Q <sub>GD</sub>	Gate-to-Drain Charge			_	6.6	_	1
V <sub>GP</sub>	Plateau Voltage			_	4.8	_	V
SWITCHING C	CHARACTERISTICS (Note 5)					ı	<u> </u>
t <sub>d(on)</sub>	Turn-On Delay Time			_	11	_	ns
t <sub>r</sub>	Rise Time	Voc - 10 V Vo	o = 32 \/	_	47	_	1
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, V_{D}$ $I_{D} = 40 \text{ A}, R_{G}$	$= 2.5 \Omega$	_	24	_	1
t <sub>f</sub>	Fall Time			_	8	_	1
DRAIN-SOUR	CE DIODE CHARACTERISTICS				1	ı	1
V <sub>SD</sub>	Forward Diode Voltage	Vaa = 0.V	T <sub>J</sub> = 25°C	_	0.9	1.2	V
	-	VGS - UV,	T <sub>.1</sub> = 125°C	_	0.8	_	1
t <sub>RR</sub>	Reverse Recovery Time		<u> </u>	_	45	_	ns
ta	Charge Time	$V_{GS}$ = 0 V, dls/dt = 100 A/ $\mu$ s, $I_S$ = 40 A		_	24	_	1
tb	Discharge Time			_	21	_	1
Q <sub>RR</sub>	Reverse Recovery Charge			_	20	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.

5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



vs. Voltage

**Temperature** 

#### TYPICAL CHARACTERISTICS (continued)




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Drain Current vs. Time in Avalanche

#### TYPICAL CHARACTERISTICS (continued)




Figure 13. Thermal Response

#### **ORDERING INFORMATION**


Order Number	Package	Shipping <sup>†</sup>
NVD5C454NT4G	DPAK (Pb-Free)	2,500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **DPAK (SINGLE GAUGE)**

CASE 369C ISSUE G

**DATE 31 MAY 2023** 







- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
  GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE DUTERMOST EXTREMES OF THE PLASTIC BODY.

  DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- OPTIONAL MOLD FEATURE.

DIM	INCHES		MILLIMETERS		
MIM	MIN.	MAX.	MIN.	MAX.	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
ھ	0.025	0.035	0.63	0.89	
b2	0.028	0.045	0.72	1.14	
<b>b</b> 3	0.180	0.215	4.57	5.46	
Ū	0.018	0.024	0.46	0.61	
-2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29	BSC	
Η	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.114 REF		2.90 REF		
L2	0.020	BSC	0.51 BSC		
L3	0.035	0.050	0.89	1.27	
L4		0.040	-	1.01	
Z	0.155		3.93		






BOTTOM VIEW

BOTTOM VIEW

ALTERNATE CONSTRUCTIONS





CW ROTATED 90°

#### **GENERIC MARKING DIAGRAM\***



XXXXXX	= Device Code
Α	= Assembly Location
L	= Wafer Lot
Υ	= Year
WW	= Work Week
G	= Pb-Free Package

RECOMMENDED MOUNTING FOOTPRINT\* \*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

S

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:
PIN 1. BASE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE	PIN 1. GATE
2. COLLECTOR	2. DRAIN	<ol><li>CATHODE</li></ol>	2. ANODE	<ol><li>ANODE</li></ol>
<ol><li>EMITTER</li></ol>	<ol><li>SOURCE</li></ol>	<ol><li>ANODE</li></ol>	3. GATE	<ol><li>CATHODE</li></ol>
<ol><li>COLLECTOR</li></ol>	4. DRAIN	<ol><li>CATHODE</li></ol>	<ol><li>ANODE</li></ol>	<ol><li>ANODE</li></ol>

STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 6: STYLE 8: STYLE 9: STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE PIN 1. MT1 2. MT2 PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE 3 FMITTER 3 RESISTOR ADJUST 3 GATE 4. COLLECTOR 4. CATHODE 4. ANODE 4. CATHODE

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales