

OptiMOS[™] Power-Transistor

Features

- Optimized for synchronous rectification
- 100% avalanche tested
- Superior thermal resistance
- N-channel, normal level
- Qualified according to JEDEC¹⁾ for target applications
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21






Туре	IPB014N06N
	tab
Package	TO263-7
Marking	014N06N

Product Summary

V _{DS}	60	V
$R_{\mathrm{DS(on),max}}$	1.4	mΩ
I_{D}	180	Α
Q _{OSS}	119	пС
Q _G (0V10V)	106	nC



Maximum ratings, at T_i =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	I _D	V _{GS} =10 V, T _C =25 °C	180	А
		V _{GS} =10 V, T _C =100 °C	180	
		$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C, $R_{\rm thJA}$ =50K/W	34	
Pulsed drain current ²⁾	I _{D,pulse}	T _C =25 °C	720	
Avalanche energy, single pulse ³⁾	E _{AS}	$I_{\rm D}$ =100 A, $R_{\rm GS}$ =25 Ω	420	mJ
Gate source voltage	V_{GS}		±20	V

¹⁾ J-STD20 and JESD22

²⁾ See figure 3 for more detailed information

³⁾ See figure 13 for more detailed information

 $^{^{4)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.



Maximum ratings, at T_j =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Power dissipation	P_{tot}	T _C =25 °C	214	W
		T _A =25 °C, R _{thJA} =50 K/W	3.0	
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 175	°C
IEC climatic category; DIN IEC 68-1			55/175/56	

Parameter	Symbol	Conditions		Values		Unit
			min.	typ.	max.	

Thermal characteristics

Thermal resistance, junction - case	R_{thJC}		-	-	0.7	K/W
Device on PCB	R_{thJA}	minimal footprint	-	-	62	
		6 cm² cooling area ⁴⁾	-	-	40	

Electrical characteristics, at T_j =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	V _{(BR)DSS}	V _{GS} =0 V, I _D =1 mA	60	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 143 \mu {\rm A}$	2.1	2.8	3.3	
Zero gate voltage drain current	I _{DSS}	$V_{\rm DS}$ =60 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C	1	0.5	1	μA
		V _{DS} =60 V, V _{GS} =0 V, T _j =125 °C	-	10	100	
Gate-source leakage current	I _{GSS}	V _{GS} =20 V, V _{DS} =60 V	-	10	100	nA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =10 V, I _D =100 A	-	1.2	1.4	mΩ
		V _{GS} =6 V, I _D =25 A	-	1.5	2.1	
Gate resistance	R _G		-	1.6	2.4	Ω
Transconductance	g_{fs}	V _{DS} >2 I _D R _{DS(on)max} , I _D =100 A	120	230	-	s



Parameter	Symbol	Conditions		Values		Unit
			min.	typ.	max.	
Dynamic characteristics						
Input capacitance	Ciss		-	7800	9750	pF
Output capacitance	Coss	V _{GS} =0 V, V _{DS} =30 V, f=1 MHz	-	1800	2250	
Reverse transfer capacitance	C _{rss}]	-	69	138	
Turn-on delay time	$t_{d(on)}$		-	22	-	ns
Rise time	t _r	V _{DD} =30 V, V _{GS} =10 V, I _D =100 A,	-	18	-	
Turn-off delay time	$t_{d(off)}$	$R_{G,ext}$,ext=1.6 Ω	-	47	-	
Fall time	t _f]	-	14	-	1
Gate Charge Characteristics ⁵⁾						
Gate to source charge	Q _{gs}		-	35	-	nC
Gate charge at threshold	Q _{g(th)}		-	22	-	
Gate to drain charge	Q _{gd}	V _{DD} =30 V, I _D =100 A,	-	19	25	
Switching charge	Q _{sw}	V _{GS} =0 to 10 V	-	32	-	
Gate charge total	Qg]	-	106	124	
Gate plateau voltage	V _{plateau}]	-	4.5	-	V
Gate charge total, sync. FET	Q _{g(sync)}	V _{DS} =0.1 V, V _{GS} =0 to 10 V	-	94	-	nC
Output charge	Q _{oss}	V _{DD} =30 V, V _{GS} =0 V	-	119	-	
Reverse Diode						
Diode continuous forward current	Is	T _C =25 °C	-	-	180	А
Diode pulse current	I _{S,pulse}	7 C=20 C	-	-	720	
Diode forward voltage	V_{SD}	V _{GS} =0 V, I _F =100 A, T _j =25 °C	-	0.9	1.2	V
Reverse recovery time	t _{rr}	V _R =30 V, I _F =10 <i>0A</i> ,	-	67	107	ns
Reverse recovery charge	Q _{rr}	d <i>i_F</i> /d <i>t</i> =100 A/μs	-	112	-	nC


 $^{^{\}rm 5)}$ See figure 16 for gate charge parameter definition




1 Power dissipation

$P_{\text{tot}} = f(T_{\text{C}})$

2 Drain current I_D=f(T_C); V_{GS}≥10 V





3 Safe operating area


 $I_D=f(V_{DS}); T_C=25 \text{ °C}; D=0$


parameter: t_p

4 Max. transient thermal impedance

 Z_{thJC} =f(t_p)

parameter: $D=t_p/T$








5 Typ. output characteristics

 $I_D=f(V_{DS}); T_i=25 \text{ °C}$


parameter: V_{GS}



6 Typ. drain-source on resistance

 $R_{DS(on)}=f(I_D); T_j=25 °C$


parameter: V_{GS}



7 Typ. transfer characteristics


 $I_{D}=f(V_{GS}); |V_{DS}|>2|I_{D}|R_{DS(on)max}$

parameter: T_i



8 Typ. forward transconductance

 g_{fs} =f(I_D); T_j =25 °C







9 Drain-source on-state resistance

 $R_{DS(on)} = f(T_i); I_D = 100 \text{ A}; V_{GS} = 10 \text{ V}$

10 Typ. gate threshold voltage

 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$






11 Typ. capacitances


 $C=f(V_{DS}); V_{GS}=0 V; f=1 MHz$

12 Forward characteristics of reverse diode

 $I_F = f(V_{SD})$

parameter: T_i








13 Avalanche characteristics

 I_{AS} =f(t_{AV}); R_{GS} =25 Ω


parameter: $T_{j(start)}$



14 Typ. gate charge


 V_{GS} =f(Q_{gate}); I_D =100 A pulsed

parameter: $V_{\rm DD}$




15 Drain-source breakdown voltage

 $V_{BR(DSS)}=f(T_j); I_D=1 mA$




16 Gate charge waveforms






Package Outline

TO 263-7





DIM	MILLIM	MILLIMETERS		HES
DIM	MIN	MAX	MIN	MAX
Α	4.30	4.57	0.169	0.180
A1	0.00	0.25	0.000	0.010
Ь	0.50	0.70	0.020	0.028
b2	0.50	1.00	0.020	0.039
С	0.33	0.65	0.013	0.026
c2	1.17	1.40	0.046	0.055
D	8.51	9.45	0.335	0.372
D1	6.90	7.90	0.272	0.311
Ε	9.80	10.31	0.386	0.406
E1	6.50	8.60	0.256	0.339
е	1.1	1.27		50
N		7		7
Н	14.61	15.88	0.575	0.625
L	2.29	3.00	0.090	0.118
L1	0.70	1.60	0.028	0.063
F1	16.05	16.25	0.632	0.640
F2	9.30	9.50	0.366	0.374
F3	4.50	4.70	0.177	0.185
F4	10.70	10.90	0.421	0.429
F5	0.37	0.57	0.015	0.022
F6	0.70	0.90	0.028	0.035

	DOCUMENT NO. Z8B00134764					
SCALE	0-]					
0 5	5 — 7.5mm					
EUROPEAN P	ROJECTION					
	(
ISSUE [05-11-2						
REVISIO 01	N					



Published by Infineon Technologies AG 81726 Munich, Germany © 2012 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.