

# AOD242

## 40V N-Channel MOSFET

## **General Description**

The AOD242 uses trench MOSFET technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of  $R_{\rm DS(ON)},$  Ciss and Coss. This device is ideal for boost converters and synchronous rectifiers for consumer, telecom, industrial power supplies and LED backlighting.


## **Product Summary**


 $\begin{array}{ll} V_{DS} & 40V \\ I_D \; (at \; V_{GS} \! = \! 10V) & 54A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 5.8 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5V) & < 8.2 m\Omega \end{array}$ 

100% UIS Tested 100%  $R_g$  Tested



#### TO252 DPAK





#### Absolute Maximum Ratings T<sub>4</sub>=25℃ unless otherwise noted

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	40	V	
Gate-Source Voltage		V <sub>GS</sub>	±20	V	
Continuous Drain	T <sub>C</sub> =25℃		54		
Current G	T <sub>C</sub> =100℃	ID .	42	A	
Pulsed Drain Current <sup>c</sup>		I <sub>DM</sub>	165		
Continuous Drain Current	T <sub>A</sub> =25℃		14.5	A	
	T <sub>A</sub> =70℃	IDSM	11.5	A	
Avalanche Current C		I <sub>AS</sub>	40	A	
Avalanche energy L=0.1mH <sup>C</sup>		E <sub>AS</sub>	80	mJ	
	T <sub>C</sub> =25℃	В	53.5	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100℃	P <sub>D</sub>	26.5	VV	
	T <sub>A</sub> =25℃	В	2.5	W	
Power Dissipation A	T <sub>A</sub> =70℃	P <sub>DSM</sub>	1.6	VV	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 175	$\mathcal{C}$	

Thermal Characteristics								
Parameter		Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	C/W			
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	41	50	€\M			
Maximum Junction-to-Case Steady		$R_{\theta JC}$	2.2	2.8	C/W			



#### Electrical Characteristics (T<sub>J</sub>=25℃ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units			
STATIC PARAMETERS									
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	40			V			
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V			1	μA			
	Zero date Voltage Brain durrent	T <sub>J</sub> =55	$\mathfrak{C}$		5	μΑ			
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±20V			±100	nA			
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$	1.3	1.8	2.3	V			
$I_{D(ON)}$	On state drain current	$V_{GS}$ =10V, $V_{DS}$ =5V	165			Α			
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =20A		4.7	5.8	mΩ			
		T <sub>J</sub> =125	C	7.9	9.5	11152			
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =20A		6.4	8.2	mΩ			
g <sub>FS</sub>	Forward Transconductance	$V_{DS}=5V$ , $I_{D}=20A$		70		S			
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V		0.7	1	V			
Is	Maximum Body-Diode Continuous Curr			54	Α				
DYNAMIC	PARAMETERS								
C <sub>iss</sub>	Input Capacitance			1350		pF			
Coss	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =20V, f=1MHz		405		pF			
C <sub>rss</sub>	Reverse Transfer Capacitance			26		pF			
$R_g$	Gate resistance	$V_{GS}$ =0V, $V_{DS}$ =0V, f=1MHz	1	2	3	Ω			
SWITCHI	NG PARAMETERS								
Q <sub>g</sub> (10V)	Total Gate Charge			19	28	nC			
Q <sub>g</sub> (4.5V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =20V, I <sub>D</sub> =20A		8	12	nC			
$Q_{gs}$	Gate Source Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =20V, I <sub>D</sub> =20A		4.5		nC			
$Q_{gd}$	Gate Drain Charge			2.3		nC			
t <sub>D(on)</sub>	Turn-On DelayTime			6		ns			
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =20V, $R_L$ =1 $\Omega$ ,		2.5		ns			
t <sub>D(off)</sub>	Turn-Off DelayTime	$R_{GEN}=3\Omega$		23		ns			
t <sub>f</sub>	Turn-Off Fall Time			4		ns			
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, dI/dt=500A/μs		15.5		ns			
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, dI/dt=500A/μs		31		nC			

A. The value of  $R_{\theta JA}$  is measured with the device mounted on  $1in^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25° C. The Power dissipation  $P_{DSM}$  is based on  $R_{\theta JA}$  and the maximum allowed junction temperature of 150°  $\,$  C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

- D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

  F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}$ =175° C. The SOA curve provides a single pulse rating.
- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.


B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=175° C. Ratings are based on low frequency and duty cycles to keep initial T<sub>J</sub>=25° C.



#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

(Note E)





#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)





#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







## Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

