

#### OptiMOS™-T Power-Transistor

# AEC<sup>0</sup> Qualified



#### **Product Summary**


$V_{\mathrm{DS}}$	120	V
R <sub>DS(on),max</sub> (SMD version)	4.8	mΩ
I <sub>D</sub>	100	Α

#### **Features**

- OptiMOS™ power MOSFET for automotive applications
- N-channel Enhancement mode
- Automotive AEC Q101 qualified
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- RoHS compliant
- 100% Avalanche tested

PG-TO263-3-2	PG-TO262-3-1	PG-TO220-3-1
2 (lab)		

Туре	Package	Marking
IPB100N12S3-05	PG-TO263-3-2	3PN1205
IPI100N12S3-05	PG-TO262-3-1	3PN1205
IPP100N12S3-05	PG-TO220-3-1	3PN1205



#### **Maximum ratings,** at $T_j$ =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current <sup>1)</sup>	I <sub>D</sub>	T <sub>C</sub> =25 °C, V <sub>GS</sub> =10 V	100	А
		T <sub>C</sub> =100 °C, V <sub>GS</sub> =10 V <sup>2)</sup>	100	
Pulsed drain current <sup>2)</sup>	I <sub>D,pulse</sub>	T <sub>C</sub> =25 °C	400	1
Avalanche energy, single pulse <sup>2)</sup>	E <sub>AS</sub>	/ <sub>D</sub> =50A	1445	mJ
Avalanche current, single pulse	IAS	-	100	А
Gate source voltage	V <sub>GS</sub>	-	±20	V
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> =25 °C	300	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$	-	-55 +175	°C



## IPB100N12S3-05 IPI100N12S3-05, IPP100N12S3-05

Parameter	Symbol	bol Conditions Val		Values	Values	
			min.	typ.	max.	
Thermal characteristics <sup>2)</sup>						
Thermal resistance, junction - case	R <sub>thJC</sub>	-	-	-	0.5	K/W
Thermal resistance, junction - ambient, leaded	$R_{\mathrm{thJA}}$	-	-	-	62	
SMD version, device on PCB	R <sub>thJA</sub>	minimal footprint	-	-	62	1
		6 cm <sup>2</sup> cooling area <sup>3)</sup>	-	-	40	1

## **Electrical characteristics,** at $T_{\rm j}$ =25 °C, unless otherwise specified

#### Static characteristics

Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> =0 V, I <sub>D</sub> = 1 mA	120	-	•	V
Gate threshold voltage	V <sub>GS(th)</sub>	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 240 \mu {\rm A}$	2.0	3.0	4.0	
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> =120 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =25 °C	1	0.01	1	μA
		$V_{\rm DS}$ =120 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =125 °C <sup>2)</sup>	1	1	100	
Gate-source leakage current	I <sub>GSS</sub>	V <sub>GS</sub> =20V, V <sub>DS</sub> =0V	-	-	100	nA
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =100A	-	4.3	5.1	mΩ
		V <sub>GS</sub> =10V, I <sub>D</sub> =100A, SMD version	-	4.0	4.8	

## IPB100N12S3-05 IPI100N12S3-05, IPP100N12S3-05

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Dynamic characteristics <sup>2)</sup>						
Input capacitance	C iss		-	8900	11570	pF
Output capacitance	Coss	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1MHz	-	2520	3276	
Reverse transfer capacitance	C <sub>rss</sub>		-	220	330	
Turn-on delay time	t <sub>d(on)</sub>		-	34	-	ns
Rise time	t <sub>r</sub>	V <sub>DD</sub> =20V, V <sub>GS</sub> =10V,	-	17	-	1
Turn-off delay time	t <sub>d(off)</sub>	$I_{\rm D}$ =80A, $R_{\rm G}$ =3.5 $\Omega$	-	60	-	
Fall time	t <sub>f</sub>		-	20	-	
Gate Charge Characteristics <sup>2)</sup>						
Gate to source charge	Q <sub>gs</sub>		-	46	61	nC
Gate to drain charge	Q <sub>gd</sub>	$V_{\rm DD}$ =96V, $I_{\rm D}$ =100A, $V_{\rm GS}$ =0 to 10V	-	34	51	
Gate charge total	Qg		-	139	185	
Gate plateau voltage	V <sub>plateau</sub>		-	5.5	-	V
Reverse Diode						
Diode continous forward current <sup>2)</sup>	Is		-	-	100	А
Diode pulse current <sup>2)</sup>	I <sub>S,pulse</sub>	- T <sub>C</sub> =25°C	-	-	400	1
Diode forward voltage	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>F</sub> =100A, T <sub>j</sub> =25°C	0.6	1	1.2	V
Reverse recovery time <sup>2)</sup>	t <sub>rr</sub>	$V_{R}$ =60V, $I_{F}$ =50A, $di_{F}/dt$ =100A/ $\mu$ s	-	108	-	ns
Reverse recovery charge <sup>2)</sup>	Q <sub>rr</sub>		-	380	-	nC

 $<sup>\</sup>overline{}^{1)}$  Current is limited by bondwire; with an  $R_{thJC}$  = 0.5K/W the chip is able to carry 165A at 25°C. For detailed information see Application Note ANPS071E


<sup>&</sup>lt;sup>2)</sup> Defined by design. Not subject to production test.

 $<sup>^{3)}</sup>$  Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm $^{2}$  (one layer, 70  $\mu$ m thick) copper area for drain connection. PCB is vertical in still air.




#### 1 Power dissipation

$$P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} = 10 \text{ V}$$



#### 2 Drain current

$$I_D = f(T_C)$$
;  $V_{GS} = 10 \text{ V}$ ; SMD



#### 3 Safe operating area


$$I_D = f(V_{DS}); T_C = 25 \text{ °C}; D = 0; \text{SMD}$$


parameter: t<sub>p</sub>

#### 4 Max. transient thermal impedance

$$Z_{thJC} = f(t_p)$$

parameter:  $D = t_p/T$ 








#### 5 Typ. output characteristics

 $I_D = f(V_{DS}); T_i = 25 \text{ °C}; SMD$ 


parameter:  $V_{\rm GS}$ 



#### 6 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(I_D); T_j = 25 °C; SMD$ 


parameter:  $V_{\rm GS}$ 



#### 7 Typ. transfer characteristics

 $I_D = f(V_{GS}); V_{DS} = 6V$ 


parameter: T<sub>i</sub>



#### 8 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(T_j); I_D = 100 \text{ A}; V_{GS} = 10 \text{ V}; SMD$ 

 $\alpha = 0.4$ 






#### 9 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$ 

parameter:  $I_D$ 

#### 10 Typ. capacitances

$$C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$$





#### 11 Typical forward diode characteristics


 $I_{\rm F} = f(V_{\rm SD})$ 


parameter:  $T_{\rm j}$ 

## 12 Typ. avalanche characteristics

 $I_{AS} = f(t_{AV})$ 

parameter:  $T_{j(start)}$ 








#### 13 Typical avalanche energy


#### $E_{AS} = f(T_i)$

parameter: I<sub>D</sub>

#### 14 Typ. drain-source breakdown voltage

$$V_{BR(DSS)} = f(T_i); I_D = 1 \text{ mA}$$







#### 15 Typ. gate charge

 $V_{GS} = f(Q_{gate}); I_D = 100 A pulsed$ 

parameter: V<sub>DD</sub>



#### 16 Gate charge waveforms





#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-06-15

**Published by** 

Infineon Technologies AG

81726 Munich, Germany

© 2023 Infineon Technologies

All Rights Reserved.

Do you have any questions about any aspect of this document?

Email:

erratum@infineon.com

Document reference IPP\_B\_I100N12S3-05-Data-Sheet-11-Infineon

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications. The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact the nearest Infineon Technologies Office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.



### IPB100N12S3-05 IPI100N12S3-05, IPP100N12S3-05

#### **Revision History**

Version	Date	Changes
Revision 1.0	2016-06-20	Final Data Sheet
Revision 1.1	2023-06-15	Diagram 8 Typ. drain-source on- state resistance: used α value clarified
Revision 1.1	2023-06-15	Corrected diagram 10 typical capacitances