

OptiMOS® Power-Transistor

Features

- N-channel Logic Level Enhancement mode
- Automotive AEC Q101 qualified
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- Green package (lead free)
- Ultra low Rds(on)
- 100% Avalanche tested

Product Summary

V_{DS}	55	V
R _{DS(on),max} (SMD version)	6.3	mΩ
I _D	80	Α


PG-TO263-3-2

PG-TO220-3-1





Туре	Package	Ordering Code	Marking
IPB80N06S2L-06	PG-TO263-3-2	SP0002-18163	2N06L06
IPP80N06S2L-06	PG-TO220-3-1	SP0002-18824	2N06L06



Maximum ratings, at T_i =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current ¹⁾	I _D	T _C =25 °C, V _{GS} =10 V	80	А
		T _C =100 °C, V _{GS} =10 V ²⁾	80	
Pulsed drain current ²⁾	I _{D,pulse}	T _C =25 °C	320	
Avalanche energy, single pulse ²⁾	E _{AS}	I _D = 80 A	530	mJ
Gate source voltage ⁴⁾	V_{GS}		±20	V
Power dissipation	P _{tot}	T _C =25 °C	250	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 + 175	°C



Parameter	Symbol	Conditions	Values		Unit	
			min.	typ.	max.	
Thermal characteristics ²⁾						
Thermal resistance, junction - case	R _{thJC}		-	-	0.6	K/W
Thermal resistance, junction - ambient, leaded	$R_{ m thJA}$		-	-	62	
SMD version, device on PCB	R_{thJA}	minimal footprint	-	_	62	
		6 cm ² cooling area ⁵⁾	-	-	40	

Electrical characteristics, at $T_{\rm j}$ =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	V _{(BR)DSS}	V _{GS} =0 V, I _D = 1 mA	55	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	V _{DS} =V _{GS} , I _D =180 μA	1.2	1.6	2.0	
Zero gate voltage drain current	I _{DSS}	V _{DS} =55 V, V _{GS} =0 V, T _j =25 °C	-	0.01	1	μA
		$V_{\rm DS}$ =55 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =125 °C ²⁾	-	1	100	
Gate-source leakage current	I _{GSS}	V _{GS} =20 V, V _{DS} =0 V	-	1	100	nA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =4.5 V, I _D =69 A	1	6.1	8.4	mΩ
		$V_{\rm GS}$ =4.5 V, $I_{\rm D}$ =69 A, SMD version	-	5.8	8.1	
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =10 V, I _D =69 A,	1	6.1	6.3	mΩ
		$V_{\rm GS}$ =10 V, $I_{\rm D}$ =69 A, SMD version	-	4.8	6	



Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Dynamic characteristics ²⁾						
Input capacitance	C iss		-	3800	-	pF
Output capacitance	C _{oss}	V _{GS} =0 V, V _{DS} =25 V, f=1 MHz	-	890	-	
Reverse transfer capacitance	C _{rss}		-	240	-	
Turn-on delay time	t _{d(on)}		-	11	-	ns
Rise time	t _r	V _{DD} =30 V, V _{GS} =10 V,	-	21	-	
Turn-off delay time	$t_{d(off)}$	$I_{\rm D}$ =80 A, $R_{\rm G}$ =1.6 Ω	-	60	-	
Fall time	t _f		-	20	-	
Gate Charge Characteristics ²⁾						
Gate to source charge	Q _{gs}		-	13	17	nC
Gate to drain charge	Q _{gd}	$V_{\rm DD}$ =44 V, $I_{\rm D}$ =80 A, $V_{\rm GS}$ =0 to 10 V	ı	38	60	
Gate charge total	Q _g		ı	114	150	
Gate plateau voltage	V _{plateau}		ı	3.5	1	V
Reverse Diode						
Diode continous forward current ²⁾	Is	T -25 °C	-	-	80	А
Diode pulse current ²⁾	I _{S,pulse}	T _C =25 °C	-	-	320	
Diode forward voltage	V _{SD}	V _{GS} =0 V, I _F =80 A, T _j =25 °C	-	0.9	1.3	V
Reverse recovery time ²⁾	t _{rr}	V_{R} =30 V, I_{F} = I_{S} , di_{F}/dt =100 A/ μ s	-	60	76	ns
Reverse recovery charge ²⁾	Qn		-	92	115	nC

 $^{^{1)}}$ Current is limited by bondwire; with an R_{thJC} = 0.6 K/W the chip is able to carry 138 A at 25°C. For detailed information see Application Note ANPS071E at www.infineon.com/optimos

²⁾ Defined by design. Not subject to production test.

³⁾ See diagram 13

⁴⁾ Qualified at -20V and +20V.

 $^{^{5)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.




1 Power dissipation

$$P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} \ge 4 \text{ V}$$

250 200 200 150 100 50 100 100 150 200 7_c [°C]

2 Drain current

$$I_D = f(T_C); V_{GS} \ge 10 \text{ V}$$



3 Safe operating area


$$I_D = f(V_{DS}); T_C = 25 \text{ °C}; D = 0$$


parameter: t_p

4 Max. transient thermal impedance

$$Z_{\rm thJC} = f(t_{\rm p})$$

parameter: $D = t_p/T$








5 Typ. output characteristics

 $I_{\rm D} = f(V_{\rm DS}); T_{\rm j} = 25 \,{}^{\circ}{\rm C}$


parameter: $V_{\rm GS}$



6 Typ. drain-source on-state resistance

 $R_{DS(on)} = (I_D); T_j = 25 \text{ °C}$


parameter: V_{GS}



7 Typ. transfer characteristics

 $I_D = f(V_{GS}); V_{DS} = 6V$


parameter: T_i



8 Typ. Forward transconductance

 $g_{fs} = f(I_D); T_j = 25^{\circ}C$

parameter: g fs






9 Typ. Drain-source on-state resistance

 $R_{DS(ON)} = f(T_j)$


parameter: I_D = 80 A; V_{GS} = 10 V



10 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

parameter: I_D



11 Typ. capacitances


 $C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$



12 Typical forward diode characteristicis

 $IF = f(V_{SD})$

parameter: T_i






13 Typical avalanche energy


$E_{AS} = f(T_i)$

parameter: I_D

14 Typ. gate charge

$$V_{\rm GS}$$
 = f(Q_{gate}); $I_{\rm D}$ = 80 A pulsed







15 Typ. drain-source breakdown voltage

 $V_{BR(DSS)} = f(T_j); I_D = 1 \text{ mA}$

16 Gate charge waveforms







Published by Infineon Technologies AG St.-Martin-Straße 53 D-81541 München © Infineon Technologies AG 2004 All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices, please contact your nearest Infineon Technologies Office (www.infineon.com)

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact your nearest Infineon Technologies Office.

effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.