

MOSFET

OptiMOS[™] 3 Power-Transistor, 120 V

Features


- N-channel, normal level
- Very low on-resistance R_{DS(on)}
- Excellent gate charge x R_{DS(on)} product (FOM)
 100% avalanche tested
- Optimized for low voltage motor drives application
- Optimized for battery powered applications
- Ideal for battery management switch application
 Suitable for high frequency switching and DC/DC converters
 Pb-free lead plating; RoHS compliant
 Halogen-free according to IEC61249-2-21




Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters**

Parameter	Value	Unit
V _{DS}	120	V
R _{DS(on),max}	3	mΩ
I _D	237	A
Qoss	182	nC
Q _G	158	nC











Type / Ordering Code	Package	Marking	Related Links
IPT030N12N3 G	PG-HSOF-8	030N12N3	-

OptiMOS[™] 3 Power-Transistor, 120 V IPT030N12N3 G



Table of Contents

escription	1
1aximum ratings	3
hermal characteristics	3
lectrical characteristics	4
lectrical characteristics diagrams	6
ackage Outlines	0
evision History	1
rademarks 1	1
nisclaimer	1

OptiMOS[™] 3 Power-Transistor, 120 V . IPT030N12N3 G



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Dougueston	O h l	Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current ¹⁾	I _D	- - -	- - -	237 168 24	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm THJA}$ =40 °C/W ²
Pulsed drain current ³⁾	I _{D,pulse}	-	-	948	Α	<i>T</i> _A =25 °C
Avalanche energy, single pulse ⁴⁾	E _{AS}	-	-	900	mJ	I_D =100 A, R_{GS} =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	375 3.8	W	T _C =25 °C T _A =25 °C, R _{THJA} =40 °C/W ²⁾
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1 55/175/56

2 Thermal characteristics

Table 3 **Thermal characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
raiailietei	Symbol	Min.	Тур.	Max.	Oilit	Note / Test Condition
Thermal resistance, junction - case	R _{thJC}	-	0.2	0.4	°C/W	-
Thermal resistance, junction - ambient, 6 cm² cooling area	R _{thJA}	-	-	40	°C/W	-
Thermal resistance, junction - ambient, minimal footprint ²⁾	R _{thJA}	-	-	62	°C/W	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature at 25°C. For higher case temperature please refer to Diagram 2. De-rating will be required based on the actual

environmental conditions.

2) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

4) See Diagram 13 for more detailed information

OptiMOS[™] 3 Power-Transistor, 120 V . IPT030N12N3 G



3 Electrical characteristics at T_j =25 °C, unless otherwise specified

Table 4 **Static characteristics**

Damana atau	0	Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	120	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	V _{GS(th)}	2	3	4	V	V _{DS} =V _{GS} , I _D =270 μA
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C
Gate-source leakage current	I_{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	2.5	3	mΩ	V _{GS} =10 V, I _D =100 A
Gate resistance ¹⁾	R _G	-	1.3	-	Ω	-
Transconductance	g fs	-	180	-	S	$ V_{DS} \ge 2 I_D R_{DS(on)max}, I_D = 100 A$

Table 5 **Dynamic characteristics**

Parameter	Symbol	Values				
Parameter		Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance ¹⁾	C _{iss}	-	10000	13000	pF	V _{GS} =0 V, V _{DS} =60 V, f=1 MHz
Output capacitance ¹⁾	Coss	-	1300	1700	pF	V _{GS} =0 V, V _{DS} =60 V, f=1 MHz
Reverse transfer capacitance ¹⁾	C _{rss}	-	61	110	pF	V _{GS} =0 V, V _{DS} =60 V, f=1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	21.2	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω
Rise time	t _r	-	19.8	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω
Turn-off delay time	$t_{ m d(off)}$	-	51.8	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω
Fall time	t _f	-	22.9	-	ns	$V_{\rm DD}$ =60 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω

Table 6 Gate charge characteristics²⁾

Devenuetor	Symbol		Values			Note / Took Condition
Parameter		Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q _{gs}	-	52	-	nC	V_{DD} =60 V, I_{D} =100 A, V_{GS} =0 to 10 V
Gate charge at threshold	Q _{g(th)}	-	31	-	nC	$V_{\rm DD}$ =60 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge ¹⁾	Q_{gd}	-	37	56	nC	V_{DD} =60 V, I_{D} =100 A, V_{GS} =0 to 10 V
Switching charge	Q _{sw}	-	58	-	nC	V_{DD} =60 V, I_{D} =100 A, V_{GS} =0 to 10 V
Gate charge total ¹⁾	Q_g	-	158	198	nC	V_{DD} =60 V, I_{D} =100 A, V_{GS} =0 to 10 V
Gate plateau voltage	V _{plateau}	-	5.2	-	V	V_{DD} =60 V, I_{D} =100 A, V_{GS} =0 to 10 V
Output charge ¹⁾	Qoss	-	182	242	nC	V _{DS} =60 V, V _{GS} =0 V

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOS[™] 3 Power-Transistor, 120 V IPT030N12N3 G





Table 7 Reverse diode

Damamadan.	Cymphol		Values			Nata (Tanto Caralitian	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	Is	-	-	237	Α	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	948	Α	<i>T</i> _C =25 °C	
Diode forward voltage	V _{SD}	-	0.9	1.2	V	V _{GS} =0 V, I _F =100 A, T _j =25 °C	
Reverse recovery time ¹⁾	<i>t</i> _{rr}	-	85	170	ns	V_R =60 V, I_F =100 A, dI_F/dt =100 A/ μ s	
Reverse recovery charge ¹⁾	Qrr	-	225	450	nC	V_R =60 V, I_F =100 A, di_F/dt =100 A/ μ s	





4 Electrical characteristics diagrams





























5 Package Outlines




Figure 1 Outline PG-HSOF-8, dimensions in mm/inches

OptiMOS[™] 3 Power-Transistor, 120 V IPT030N12N3 G



Revision History

IPT030N12N3 G

Revision: 2020-11-23, Rev. 2.1

Previous Revision

Revision	Date	Subjects (major changes since last revision)				
1.1	2020-08-11	Release preliminary version				
2.0	2020-08-31	Release of final version				
2.1	2020-11-23	Correct typo				

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2020 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.