

# MOSFET – Power, Single, N-Channel

40 V, 78 A, 4.5 m $\Omega$ 

## NTMYS4D6N04CL

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- LFPAK4 Package, Industry Standard
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter			Value	Unit
V <sub>DSS</sub>	Drain-to-Source Voltage			40	V
V <sub>GS</sub>	Gate-to-Source Voltag	е		±20	V
I <sub>D</sub>	Continuous Drain Current Raic		T <sub>C</sub> = 25°C	78	Α
	(Notes 1, 3)	Steady	T <sub>C</sub> = 100°C	55	
P <sub>D</sub>	Power Dissipation	State	T <sub>C</sub> = 25°C	50	W
	R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C	25	
I <sub>D</sub>	Continuous Drain		T <sub>A</sub> = 25°C	21	Α
	Current R <sub>θJA</sub> (Notes 1, 2, 3)	Steady	T <sub>A</sub> = 100°C	15	
$P_{D}$	Power Dissipation	State	T <sub>A</sub> = 25°C	3.6	W
	R <sub>θJA</sub> (Notes 1, 2)		T <sub>A</sub> = 100°C	1.8	
I <sub>DM</sub>	Pulsed Drain Current $T_A = 25^{\circ}C$ , $t_p = 10 \mu s$			520	Α
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature Range			–55 to +175	°C
I <sub>S</sub>	Source Current (Body Diode)			56	Α
E <sub>AS</sub>	Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 5 A)			107	mJ
TL	Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Junction-to-Case - Steady State	3.0	°C/W
$R_{\theta JA}$	Junction-to-Ambient - Steady State (Note 2)	40	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
40 V	4.5 mΩ @ 10 V	78 A	
40 V	7.2 mΩ @ 4.5 V	708	




LFPAK4 CASE 760AB



**N-CHANNEL MOSFET** 

#### **MARKING DIAGRAM**



4D6N04CL = Specific Device Code A = Assembly Location

WL = Wafer Lot
 Y = Year
 W = Work Week

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Test Cond	Test Condition		Тур	Max	Unit
OFF CHAR	ACTERISTICS						•
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub>	= 250 μΑ	40			V
V <sub>(BR)DSS</sub> /	Drain-to-Source Breakdown Voltage Temperature Coefficient				21		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>GS</sub> = 0 V,	$V_{GS} = 0 \text{ V}, \qquad T_{J} = 25 ^{\circ}\text{C}$			10	
		V <sub>DS</sub> = 40 V	T <sub>J</sub> = 125°C			250	μΑ
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>G</sub>	S = 20 V			100	nA
ON CHARA	CTERISTICS (Note 6)						
V <sub>GS(TH)</sub>	Gate Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>E</sub>	) = 40 μΑ	1.2		2.0	V
V <sub>GS(TH)</sub> /T <sub>J</sub>	Threshold Temperature Coefficient				-5.5		mV/°C
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 35 A		5.8	7.2	
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 35 A		3.7	4.5	mΩ
9FS	Forward Transconductance	V <sub>DS</sub> =15 V, I	<sub>D</sub> = 35 A		72		S
CHARGES,	CAPACITANCES & GATE RESISTANCE			•		•	
C <sub>ISS</sub>	Input Capacitance				1300		
C <sub>OSS</sub>	Output Capacitance	V <sub>GS</sub> = 0 V, f = 1 MH	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz, V}_{DS} = 25 \text{ V}$ $V_{GS} = 10 \text{ V, V}_{DS} = 20 \text{ V; I}_{D} = 35 \text{ A}$		530		pF
C <sub>RSS</sub>	Reverse Transfer Capacitance				22		
Q <sub>G(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 10 V, V <sub>DS</sub> =			23		nC
Q <sub>G(TOT)</sub>	Total Gate Charge				11		
Q <sub>G(TH)</sub>	Threshold Gate Charge				2.5		nC
$Q_{GS}$	Gate-to-Source Charge	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> =	20 V; I <sub>D</sub> = 35 A		4.7		
$Q_{GD}$	Gate-to-Drain Charge		1		3.0		1
$V_{GP}$	Plateau Voltage				3.3		V
SWITCHING	CHARACTERISTICS (Note 7)						
t <sub>d(ON)</sub>	Turn-On Delay Time				9.2		
t <sub>r</sub>	Rise Time	V <sub>GS</sub> = 4.5 V, V	$V_{GS}$ = 4.5 V, $V_{DS}$ = 20 V, $I_{D}$ = 35 A, $R_{G}$ = 1 $\Omega$		3.4		]
t <sub>d(OFF)</sub>	Turn-Off Delay Time	I <sub>D</sub> = 35 A, R			17		ns
t <sub>f</sub>	Fall Time				4.4		1
DRAIN-SOL	JRCE DIODE CHARACTERISTICS						
$V_{SD}$	Forward Diode Voltage	V <sub>GS</sub> = 0 V,		0.86	1.2	.,,	
					0.75		V
t <sub>RR</sub>	Reverse Recovery Time	1			29		
ta	Charge Time	V <sub>GS</sub> = 0 V, dls/dt	$V_{GS}$ = 0 V, dls/dt = 100 A/ $\mu$ s, $I_S$ = 35 A		14		ns
t <sub>b</sub>	Discharge Time	I <sub>S</sub> = 35			14		7
Q <sub>RR</sub>	Reverse Recovery Charge				12		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

<sup>6.</sup> Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.

<sup>7.</sup> Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### TYPICAL CHARACTERISTICS (continued)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Safe Operating Area




Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche

#### TYPICAL CHARACTERISTICS (continued)




Figure 13. Thermal Characteristics

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NTMYS4D6N04CLTWG	4D6N04CL	LFPAK4 (Pb-Free)	3,000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





**DATE 22 MAY 2024** 





#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- CONTROLLING DIMENSION: MILLIMETERS.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.150mm PER SIDE.
- 4. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.



0.70		-   1.27   -	
RECOM	IMENDI	ED LAND	PATTERN

1.30

1.06

0.60

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

# GENERIC MARKING DIAGRAM\*

**BOTTOM VIEW** 

(D8)

XXXXXX XXXXXX AWLYW XXXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot Y = Year W = Work Week

MILLIMETER					
DIM	MIN	NOM	MAX		
Α	1.10	1.20	1.30		
A1	0.00	0.08	0.15		
A2	1.10	1.15	1.20		
А3	C	).25 BSC	)		
b	0.40	0.45	0.50		
b2	3.80	4.10	4.40		
b4	0.45	0.55	0.65 0.25		
C	0.19	0.22	0.25		
c2	0.19	0.22	0.25		
D	4	4.15 BS0			
D1	3.80	4.00	4.20		
D2	3.00	3.10	3.20		
D3	0.30	0.40	0.50		
D4	0.90	1.00	1.10		
D5	0.70	0.80	0.90		
D6	0.55	0.65	0.75		
D7		0.31 REI			
D8	(	0.40 REI	F		
Ε	4	4.90 BS	2		
E1	4.85	4.95	5.05		
E2	3.10	3.20	3.30		
E3	0.00	0.10	0.20		
E4	2.00	2.10	2.20		
е	1.27 BSC				
e/2	0.635 BSC				
e1	0.40 REF				
Н	6.00	6.15	6.30		
L	0.50	0.70	0.90		
L1	0.80	0.90	1.00		
L2	1.10 REF				
θ	0°	4°	8°		

## DOCUMENT NUMBER: 98

(D7)

98AON82777G

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

**DESCRIPTION:** LFPAK4 4.90x4.15x1.15MM, 1.27P

PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking. Some products may not follow the Generic Marking.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales