

Field Effect Transistor – N-Channel, Logic Level, Enhancement Mode

BSS138L

Description

This N-channel enhancement mode field effect transistor is produced using high cell density, trench MOSFET technology. This product minimizes on-state resistance while providing rugged, reliable, and fast switching performance. This product is particularly suited for low-voltage, low-current applications such as small servo motor control, power MOSFET gate drivers, logic level translator, high speed line drivers, power management/power supply and switching applications.

Features

- High Density Cell Design for Low R_{DS(ON)}
- Rugged and Reliable
- Compact Industry Standard SOT-23 Surface Mount Package
- Very Low Capacitance
- Fast Switching Speed
- This Device is Pb-Free, Halide Free and is RoHS Compliant

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C, unless otherwise noted)

Symbol	Parameter		Value	Unit
V_{DSS}	Drain-Source Voltage		50	V
V_{GSS}	Gate-Source Voltage		±20	V
I _D	Maximum Drain Current	Continuous	0.20	Α
		Pulsed	0.80	Α
T _J , T _{STG}	Operating and Storage Junction Temperature Range		–55 to +150	°C
TL	Maximum Lead Temperature for Soldering Purposes, 1/16 inch from Case for 10 Seconds		300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS (T_A = 25°C, unless otherwise noted)

Symbol	Parameter	Value	Unit
P_{D}	Maximum Power Dissipation (Note 1)	0.35	W
	Derate Above 25°C	2.8	mW/°C
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	380	°C/W

1. $R_{\theta JA}$ is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.

a) 380°C/W when mounted on a minimum pad.



Scale 1:1 on letter size paper



MARKING DIAGRAM




SL = Specific Device Code

M = Date Code*

= Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or overbar may vary depending upon manufacturing location.



ORDERING INFORMATION

Device	Package	Shipping [†]		
BSS138L	SOT-23 (TO-236) (Pb-Free)	3000 / Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

BSS138L

ESD RATING (Note 2)

Symbol	Parameter	Value	Unit
HBM	HBM Human Body Model per ANSI/ESDA/JEDEC JS-001-2012		V
CDM	Charged Device Model per JEDEC C101C	>2000	

^{2.} ESD values are in typical, no over-voltage rating is implied, ESD CDM zap voltage is 2000 V maximum.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$	50.0	65.4	_	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C	-	58	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 50 V, V _{GS} = 0 V	_	0.263	500	nA
		V _{DS} = 50 V, V _{GS} = 0 V, T _J = 125°C	_	0.109	5	μΑ
		V _{DS} = 30 V, V _{GS} = 0 V	_	0.062	100	nA
I _{GSSF}	Gate-Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V	_	0.058	100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	V _{GS} = -20 V, V _{DS} = 0 V	_	-0.06	-100	1
ON CHARA	CTERISTICS (Note 3)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$	0.80	1.25	1.50	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{J}}$	Gate Threshold Voltage Temperature Coefficient	I _D = 1 mA, Referenced to 25°C	-	-2.42	-	mV/°C
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = 5 \text{ V}, I_D = 0.20 \text{ A}$	_	2.78	3.50	Ω
, ,		V _{GS} = 2.75 V, I _D = 0.20 A	_	3.78	10	1
I _{D(ON)}	On-State Drain Current	V _{GS} = 10 V, V _{DS} = 5 V	0.20	0.67	_	Α
9FS	Forward Transconductance	V _{DS} = 10 V, I _D = 0.22 A	0.12	0.35	_	S
DYNAMIC (CHARACTERISTICS	•	•	•		•
C _{iss}	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V, f = 1.0 MHz	_	12.2	50	pF
C _{oss}	Output Capacitance	1	_	3.04	25	pF
C _{rss}	Reverse Transfer Capacitance	1	_	1.43	5	pF
R_{G}	Gate Resistance	V _{GS} = 15 V, V _{GS} = 1.0 MHz	-	26.6	-	Ω
SWITCHING	G CHARACTERISTICS (Note 3)					
t _{d(on)}	Turn-On Delay	V _{DD} = 30 V, I _D = 0.29 A, V _{GS} = 10 V	_	2.2	5	ns
t _r	Turn-On Rise Time		_	1.8	18	ns
t _{d(off)}	Turn-Off Delay		_	5.3	36	ns
t _f	Turn-Off Fall Time		_	5.1	14	ns
Qg	Total Gate Charge	$V_{DS} = 25 \text{ V}, I_{D} = 0.22 \text{ A}, V_{GS} = 10 \text{ V}, I_{G} = 0.1 \text{ mA}$	_	0.549	2.4	nC
Q _{gs}	Gate-Source Charge		_	0.075	-	nC
Q _{gd}	Gate-Drain Charge		_	0.117	_	nC
DRAIN-SO	URCE CHARACTERISTICS AND MAXIM	JM RATINGS				
Is	Maximum Continuous Drain-Source Did	ode Forward Current	_	_	0.22	Α
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 115 mA	_	0.93	1.4	V
	I.	l .				

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2.0\%$.

BSS138L

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. On–Resistance Variation with Gate Voltage and Drain Current




Figure 3. On-Resistance Variation with Temperature




Figure 4. On–Resistance Variation with Gate–to–Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

CAPACITANCE (pF)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales