

# AOND62930

# 100V Dual N-Channel AlphaSGT™

## **General Description**

- Trench Power AlphaSGT  $^{\text{TM}}$  technology Dual N-Ch MOSFET
- Layout optimized
- RoHS and Halogen-Free Compliant

# **Applications**

• Dimming MOSFETs


# **Product Summary**


 $V_{\text{DS}}$ 100V  $I_D$  (at  $V_{GS}=10V$ ) 7A  $R_{DS(ON)}$  (at  $V_{GS}=10V$ ) < 68mΩ  $R_{DS(ON)}$  (at  $V_{GS}=4.5V$ ) < 94mΩ

100% UIS Tested 100% Rg Tested



## DFN5X6 EP2





Orderable Part Number Package Type		Form	Minimum Order Quantity
AOND62930	DFN 5x6 EP2	Tape & Reel	3000

## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	100	V	
Gate-Source Voltage		$V_{GS}$	±20	V	
Continuous Drain	T <sub>C</sub> =25°C		7		
Current	T <sub>C</sub> =100°C	ID	4.5	Α	
Pulsed Drain Current <sup>Ċ</sup>		I <sub>DM</sub>	25		
Continuous Drain	T <sub>A</sub> =25°C		4.5	А	
Current	T <sub>A</sub> =70°C	IDSM	3.5	^	
Avalanche Current <sup>C</sup>		I <sub>AS</sub>	4	А	
Avalanche energy	L=0.1mH	E <sub>AS</sub>	0.8	mJ	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =25°C	P <sub>D</sub>	7.3	W	
	T <sub>C</sub> =100°C	r <sub>D</sub>	2.9	VV	
Power Dissipation <sup>A</sup>	T <sub>A</sub> =25°C	P <sub>DSM</sub>	3.5	W	
	T <sub>A</sub> =70°C	DSM	2.2	VV	
Junction and Storage Temperature Range		$T_{J}, T_{STG}$	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta,JA}$	30	35	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	N <sub>θ</sub> JA	55	66	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	14	17	°C/W	



#### Electrical Characteristics (T<sub>.I</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC I	PARAMETERS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V		100			V
I <sub>DSS</sub> Z	Zero Gate Voltage Drain Current	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V				1	μA
	Zero Gale Vollage Drain Guitelli		T <sub>J</sub> =55°C			5	μ/ι
$I_{GSS}$	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$		1.7	2.35	2.8	V
		$V_{GS}$ =10V, $I_D$ =5A			56	68	mΩ
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance		T <sub>J</sub> =125°C		104	126	11122
		$V_{GS}$ =4.5V, $I_D$ =3A			74	94	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DS}=5V$ , $I_{D}=5A$			13.5		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V			0.76	1	V
Is	Maximum Body-Diode Continuous Current					7	Α
DYNAMIC	PARAMETERS		•				
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =50V, f=1MHz			415		pF
Coss	Output Capacitance				32		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				3		pF
$R_g$	Gate resistance	f=1MHz		0.7	1.4	2.1	Ω
SWITCH	NG PARAMETERS						
<b>Q</b> <sub>g</sub> (10V)	Total Gate Charge				6.5	12	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge	\/ . =10\/ \/ . =50\/ \	10/ 10/ 1/ 50/ 1/ 54		3	6	nC
$Q_{gs}$	Gate Source Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =50V, I <sub>D</sub> =5A			1.5		nC
$Q_{gd}$	Gate Drain Charge				1.5		nC
Q <sub>oss</sub>	Output Charge	$V_{GS}=0V$ , $V_{DS}=50V$	$V_{GS}=0V, V_{DS}=50V$		5		nC
t <sub>D(on)</sub>	Turn-On DelayTime				4		ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =50V, $R_L$ =10 $\Omega$ , $R_{GEN}$ =3 $\Omega$			2		ns
t <sub>D(off)</sub>	Turn-Off DelayTime				15		ns
t <sub>f</sub>	Turn-Off Fall Time				2		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =5A, di/dt=500A/μs	I <sub>F</sub> =5A, di/dt=500A/μs		16		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =5A, di/dt=500A/μs			44		nC

A. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25° C. The Power dissipation  $P_{DSM}$  is based on  $R_{0JA}$  t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

- C. Single pulse width limited by junction temperature  $T_{J(MAX)}$ =150 $^{\circ}$  C.

- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with TA=25° C.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.


D. The R<sub>0,JA</sub> is the sum of the thermal impedance from junction to case R<sub>0,JC</sub> and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsirk, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.



#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





0


2

 $\label{eq:ldot} {\rm I_D}\left({\rm A}\right)$  Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)


6

8

10



V<sub>GS</sub> (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V<sub>GS</sub> (Volts) Figure 2: Transfer Characteristics (Note E)






Figure 4: On-Resistance vs. Junction Temperature (Note E)



V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T<sub>CASE</sub> (° C)
Figure 12: Power De-rating (Note F)




T<sub>CASE</sub> (° C) Figure 13: Current De-rating (Note F)



V<sub>DS</sub> (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)



Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.0: October 2018 www.aosmd.com Page 6 of 6