

AONS66405T

40V N-Channel AlphaSGT™

General Description

- AlphaSGTTM N-Channel Power MOSFET
- Low R_{DS(ON)}*Q_{OSS} and optimised switching performance.
- RoHS 2.0 and Halogen-Free Compliant

Product Summary

 $\begin{array}{lll} V_{DS} & 40V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 385A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 0.95 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 8V) & < 1.05 m\Omega \end{array}$


Applications

- Synchronous Rectification
- BMS and Motor

100% UIS Tested 100% Rg Tested

Max Tj=175°C





Orderable Part Number	Package Type	Form	Minimum Order Quantity
AONS66405T	DFN 5x6	Tape & Reel	3000

Parameter Drain-Source Voltage Gate-Source Voltage		Symbol	Maximum	Units V	
		V _{DS}	40		
		V_{GS}	±20	V	
Continuous Drain	T _C =25°C	ı	385		
Current	T _C =100°C	I _D	270	А	
Pulsed Drain Current ^Ċ		I _{DM}	1080		
Continuous Drain	T _A =25°C	1	70	А	
Current	T _A =70°C	IDSM	59	^	
Avalanche Current ^C		I _{AS}	75	А	
Avalanche energy	L=0.3mH	E _{AS}	844	mJ	
	T _C =25°C	Ь	258	W	
Power Dissipation ^B	T _C =100°C	P _D	129	VV	
	T _A =25°C	Poem	8.8	W	
Power Dissipation ^A T _A =70°C		P _{DSM}	6.1		
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C	

Thermal Characteristics					
Parameter		Symbol	Тур	Max	Units
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	14	17	°C/W
Maximum Junction-to-Ambient AD	Steady-State		40	50	°C/W
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.43	0.58	°C/W



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC PARAMETERS							
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu A, V_{GS}=0V$	40			V	
J. Zava Cata Valta va Dvain Current	Zero Gate Voltage Drain Current	V_{DS} =40V, V_{GS} =0V			1	μA	
I _{DSS}	Zelo Gale Vollage Dialii Culterii	T _J =55°C			5	μΛ	
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V			±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu A$	2.4	2.9	3.4	V	
		V_{GS} =10V, I_D =20A		0.75	0.95	mΩ	
R _{DS(ON)}	R _{DS(ON)} Static Drain-Source On-Resistance	T _J =125°C	;	1.1	1.4	11122	
		V_{GS} =8 V , I_D =20 A		0.8	1.05	mΩ	
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_D=20A$		117		S	
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.7	1	V	
Is	Maximum Body-Diode Continuous Curr	ent			200	Α	
DYNAMIC	PARAMETERS						
C _{iss}	Input Capacitance			9700		pF	
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =20V, f=1MHz		1530		pF	
C _{rss}	Reverse Transfer Capacitance			100		pF	
R_g	Gate resistance	f=1MHz	0.6	1.2	1.9	Ω	
SWITCHI	NG PARAMETERS						
Q _g (10V)	Total Gate Charge			118	165	nC	
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =20V, I_{D} =20A		35		nC	
Q_{gd}	Gate Drain Charge			7.6		nC	
Q _{oss}	Output Charge	$V_{GS}=0V$, $V_{DS}=20V$		59		nC	
t _{D(on)}	Turn-On DelayTime			24		ns	
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =20V, R_L =1 Ω ,		8.5		ns	
$t_{D(off)}$	Turn-Off DelayTime	$R_{GEN}=3\Omega$		75.5		ns	
t _f	Turn-Off Fall Time			8		ns	
t _{rr}	Body Diode Reverse Recovery Time	I_F =20A, di/dt=500A/ μ s		26		ns	
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs		106		nC	

A. The value of R_{0JA} is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{0JA} t≤ 10s and the maximum allowed junction temperature of 175 °C. The value in any given application

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

Rev.1.1: May 2024 www.aosmd.com Page 2 of 6

depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

B. The power dissipation P_D is based on T_{J(MAX)}=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =175 $^{\circ}$ C.

D. The R_{0JA} is the sum of the thermal impedance from junction to case R_{0JC} and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.


G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 $\label{eq:local_local} I_{D}\left(\mathbf{A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)


Rev.1.1: May 2024 **www.aosmd.com** Page 4 of 6




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating
Junction-to-Ambient (Note G)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)

Rev.1.1: May 2024 **www.aosmd.com** Page 5 of 6

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.1: May 2024 **www.aosmd.com** Page 6 of 6