٧

 $\mathsf{m}\Omega$

Q2

25

1.2


1.7



Dual N-Channel OptiMOS™ MOSFET

Features

- Dual N-channel OptiMOS™ MOSFET
- Optimized for high performance Buck converter
- Logic level (4.5V rated)
- N-channel
- Qualified according to JEDEC¹⁾ for target applications
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21



Q1

25

3.2

4.8

Product Summary

 V_{GS} =10 V

 V_{GS} =4.5 V

 V_{DS}

 I_{D}

 $R_{DS(on),max}$








Туре	Package	Marking
BSC0911ND	PG-TISON-8	0911ND

Maximum ratings, at T_i =25 °C, unless otherwise specified ²⁾



				Bottom View	
Parameter	Symbol	Conditions	Va	Value	
			Q1	Q2	
Continuous drain current	I _D	T _C =70 °C, V _{GS} =10 V	40	40	А
		$T_{\rm A}$ =25 °C, $V_{\rm GS}$ =4.5 $V^{3)}$	18	30	
		T _A =70 °C, V _{GS} =4.5 V ³⁾	14	24	
		$T_{\rm A}$ =25 °C, $V_{\rm GS}$ =4.5 V ⁴	14	22	
Pulsed drain current ⁵⁾	I _{D,pulse}	T _C =70 °C	160	160	
Avalanche energy, single pulse	E _{AS}	Q1: I_D =20 A, Q2: I_D =20 A, R_{GS} =25 Ω	20	160	mJ
Gate source voltage	V_{GS}		±20		V
Power dissipation	P _{tot}	T _A =25 °C ²⁾	2.5	2.5	W
		$T_{\rm A}$ =25 °C, minimum footprint ³⁾	1.0	1.0	
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 .	150	°C
IEC climatic category; DIN IEC 68-1			55/1	50/56	
1) L CTD20 and LECD22	-				

¹⁾ J-STD20 and JESD22

²⁾ One transistor active



Parameter		Symbol Conditions	Values			Unit	
				min.	typ.	max.	
Thermal characteristics							
Thermal resistance, junction - case	Q1	R_{thJC}		-	-	3.4	K/W
	Q2			-	-	1.5	
Thermal resistance, junction -	Q1	R_{thJA}	R _{thJA}			50	
ambient ¹⁾ Q2		6 cm ² cooling area ³⁾	-	-	30		
	Q1		minimal footprint, steady state ⁴⁾	-	-	125	
	Q2						

Electrical characteristics, at T_i =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	Q1 Q2	$V_{(BR)DSS}$	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =1 mA	25	-		V
Gate threshold voltage	Q1 Q2	$V_{GS(th)}$	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 250 \mu{\rm A}$	1.2	1.6	2	
Zero gate voltage drain current	Q1 Q2	I _{DSS}	$V_{\rm DS}$ =25 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C	-	-	1	μΑ
	Q1 Q2		$V_{\rm DS}$ =25 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =150 °C	-	-	100	
Gate-source leakage current	Q1 Q2	I _{GSS}	V _{GS} =20 V, V _{DS} =0 V	-	-	100	nA
Drain-source on-state	Q1	$R_{\mathrm{DS(on)}}$	V _{GS} =4.5 V, I _D =20 A	-	3.7	4.8	mΩ
resistance	Q2		V _{GS} -4.5 V, I _D -20 A	-	1.3	1.7	
	Q1		V _{GS} =10 V, I _D =20 A	ı	2.5	3.2	
	Q2		V _{GS} =10 V, 7 _D =20 N	ı	0.9	1.2	
Gate resistance	Q1	R_{G}		0.5	0.9	1.8	Ω
	Q2			0.3	0.6	1.2	
Transconductance	Q1	$g_{\rm fs}$ $ V_{\rm DS} > 2 I_{\rm D} R_{\rm DS(on)max}$	38	77	-	S	
	Q2		/ _D =20 A		130	-	

 $^{^{3)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.

 $^{^{\}rm 4)}$ Device mounted on a minimum pad (one layer, 70 μm thick). One transistor active



Parameter		Symbol Conditions		Values			Unit
				min.	typ.	max.	
Dynamic characteristics							
Input capacitance	Q1	Q1 C _{iss}	-	1200	1600	pF	
	Q2			-	3800	5100	
Output capacitance	Q1	Coss	V _{GS} =0 V,	-	470	625	
	Q2		V _{DS} = 12 V, <i>f</i> =1 MHz	-	1400	1862	
Reverse transfer capacitance	Q1	C _{rss}		-	51	-	
	Q2			-	150	-	
Turn-on delay time	Q1	$t_{d(on)}$		-	3.3		ns
	Q2		$V_{\rm DD}$ =12 V, $V_{\rm GS}$ =10 V, $R_{\rm G}$ =1.6 Ω ,	-	3.8	-	
Rise time	Q1	t _r		-	2.8	-	
	Q2			-	5.4	-	
Turn-off delay time	Q1	$t_{d(off)}$	I _D =20 A	-	15	-	
	Q2			-	25	-	
Fall time	Q1	t_{f}		-	2.2	-	
	Q2			-	4.0	-	
Gate Charge Characteristics							
Gate to source charge	Q1	Q _{gs}		-	3.0	3.9	nC
Gate to drain charge		Q _{gd}		-	1.8	2.7	
Gate charge total		Qg		-	7.7	12	
Gate plateau voltage		V _{plateau}	V _{DD} =12 V, V _D =20 A,	-	2.6	-	V
Gate to source charge	Q2	Q _{gs}	$V_{\rm GS} = 0 \text{ to } 4.5 \text{ V}$	-	8.8	12	nC
Gate to drain charge		Q _{gd} Q _g		-	5.5	8.3	
Gate charge total					25	37	
Gate plateau voltage		V _{plateau}			2.3		V
Output charge	Q1	Q _{oss}	V -12 V V 0 V	-	9	12	nC
	Q2	1	V _{DD} =12 V, V _{GS} =0 V	-	28	37	

 $^{^{\}rm 5)}$ See figure 3 for more detailed information.



Parameter	Symbo	Symbol Conditions		Values		
			min.	typ.	max.	
Reverse Diode						
Diode continuous forward current	Q1 /s		-	-	37	А
	Q2	<i>T</i> _C =25 °C			40	
Diode pulse current	Q1 / _{S,pulse}	7 _C =25 C	-	-	160	
	Q2		-	-	160	
Diode forward voltage	Q1 V _{SD}	V _{GS} =0 V, I _F =20 A,	-	0.84	-	V
	Q2	<i>T</i> _j =25 °C	-	0.79	-	
Reverse recovery charge	Q1 Q _{rr}	Q_{rr} $V_{R}=15 \text{ V}, I_{F}=I_{S}, di_{F}/dt=100 \text{ A/}\mu\text{s}$	-	10	-	nC
	Q2		-	20	-	nC




1 Power dissipation (Q1)

$$P_{\text{tot}} = f(T_A)^{4)}$$

1.2 1 0.8 0.6 0.4 0.2 0 0 40 80 120 160 T_A [°C]

2 Power dissipation (Q2)


$$P_{\text{tot}} = f(T_A)^{4)}$$



3 Drain current (Q1)

 $I_{D}=f(T_{C})$


parameter: V_{GS}≥10 V



4 Drain current (Q2)

 $I_D=f(T_C)$

parameter: V_{GS}≥10 V






5 Safe operating area (Q1)

 $I_{D}=f(V_{DS}); T_{C}=25 \text{ °C}; D=0$


parameter: t_p



6 Safe operating area (Q2)

 $I_{D}=f(V_{DS}); T_{C}=25 \text{ °C}; D=0$


parameter: t_p



7 Max. transient thermal impedance (Q1)

 Z_{thJC} =f(t_{p})


parameter: $D=t_p/T$



8 Max. transient thermal impedance (Q2)

 Z_{thJC} =f(t_{p})

parameter: $D=t_p/T$






9 Typ. output characteristics (Q1)

 $I_D=f(V_{DS}); T_i=25 °C$


parameter: V_{GS}



10 Typ. output characteristics (Q2)

 $I_D=f(V_{DS}); T_i=25 °C$


parameter: V_{GS}



11 Typ. drain-source on resistance (Q1)

 $R_{DS(on)}=f(I_D); T_j=25 °C$


parameter: V_{GS}



12 Typ. drain-source on resistance (Q2)

 $R_{DS(on)}=f(I_D); T_j=25 \text{ °C}$

parameter: V_{GS}






13 Typ. transfer characteristics (Q1)


 I_{D} =f(V_{GS}); $|V_{DS}|$ >2 | $I_{D}|R_{DS(on)max}$

parameter: T_i



15 Drain-source on-state resistance (Q1)


 $R_{DS(on)}$ =f(T_j); I_D =20 A; V_{GS} =10 V



14 Typ. transfer characteristics (Q2)


 $I_D = f(V_{GS}); |V_{DS}| > 2 |I_D| R_{DS(on)max}$

parameter: T_i



16 Drain-source on-state resistance (Q2)

 $R_{DS(on)} = f(T_j); I_D = 20 \text{ A}; V_{GS} = 10 \text{ V}$







17 Typ. gate threshold voltage (Q1)

$V_{GS(th)}=f(T_i); V_{GS}=V_{DS}; I_D=250 \mu A$

18 Typ. gate threshold voltage (Q2)

$$V_{GS(th)}=f(T_i); V_{GS}=V_{DS}; I_D=250 \mu A$$







19 Typ. capacitances (Q1)

 $C=f(V_{DS}); V_{GS}=0 V; f=1 MHz$

20 Typ. capacitances (Q2)

$$C=f(V_{DS}); V_{GS}=0 V; f=1 MHz$$








$I_{F}=f(V_{SD})$


parameter: T_i



21 Forward characteristics of reverse diode (Q1) 22 Forward characteristics of reverse diode (Q2)

$$I_{F}=f(V_{SD})$$


parameter: T_i



23 Avalanche characteristics (Q1)

I_{AS} =f(t_{AV}); R_{GS} =25 Ω

parameter: $T_{j(start)}$




 $t_{\mathsf{AV}}\,[\mu\mathsf{s}]$

24 Avalanche characteristics (Q2)

 I_{AS} =f(t_{AV}); R_{GS} =25 Ω

parameter: $T_{j(start)}$






25 Typ. gate charge (Q1)

 V_{GS} =f(Q_{gate}); I_D =20 A pulsed


parameter: V_{DD}



26 Typ. gate charge (Q2)


 V_{GS} =f(Q_{gate}); I_D =20 A pulsed

parameter: V_{DD}




27 Drain-source breakdown voltage (Q1)

 $V_{BR(DSS)}=f(T_j); I_D=1 \text{ mA}$



28 Drain-source breakdown voltage (Q2)


 $V_{BR(DSS)}=f(T_j); I_D=1 \text{ mA}$







Package Outline


PG-TISON








DIM	MILLIN	METERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	0.90	1.15	0.035	0.045	
b	0.31	0.51	0.012	0.020	
b1	0.00	0.05	0.000	0.002	
С	0.10	0.30	0.004	0.012	
D	4.90	5.10	0.193	0.201	
D2	3.90	4.10	0.154	0.161	
D3	2.80	3.00	0.110	0.118	
E	5.90	6.10	0.232	0.240	
E2	2.05	2.25	0.081	0.089	
E3	1.12	1.32	0.044	0.052	
E4	0.10	0.30	0.004	0.012	
е	1.27	(BSC)	0.05	(BSC)	
N		8		В	
L	0.38	0.58	0.015	0.023	
K1	0.82	1.02	0.032	0.040	
K2	0.65	0.85	0.026	0.033	
K3 = K4	0.50	0.70	0.019	0.027	





Boardpads & Apertures

PG-TISON





Published by Infineon Technologies AG 81726 Munich, Germany © 2012 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.