

MOSFET

OptiMOS[™]3 Power-Transistor, 80 V

Features


- Ideal for high frequency switching and sync. rec.
 Optimized technology for DC/DC converters
 Excellent gate charge x R_{DS(on)} product (FOM)
 Very low on-resistance R_{DS(on)}


- N-channel, normal level

- 100% avalanche tested
 Pb-free plating; RoHS compliant
 Qualified according to JEDEC¹⁾ for target applications
 Halogen-free according to IEC61249-2-21



Parameter	Value	Unit
V _{DS}	80	V
R _{DS(on),max}	2.8	mΩ
I _D	89	А











Type / Ordering Code	Package	Marking	Related Links
IPA028N08N3 G	PG-TO220-FP	028N08N	-

OptiMOSTM3 Power-Transistor, 80 V IPA028N08N3 G



Table of Contents

escription	1
aximum ratings	3
ermal characteristics	3
ectrical characteristics	3
ectrical characteristics diagrams	5
ckage Outlines	9
evision History	0
ademarks 1	0
sclaimer	0

OptiMOS[™]3 Power-Transistor, 80 V **IPA028N08N3 G**



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatar	Cumbal	Values			1114	Note / Took Open William	
Parameter	Symbol	Min.	Тур. Мах.		Unit	Note / Test Condition	
Continuous drain current	I _D	-	-	89 62	А	T _C =25 °C ¹⁾ T _C =100 °C	
Pulsed drain current ²⁾	I _{D,pulse}	-	-	352	Α	<i>T</i> _C =25 °C	
Avalanche energy, single pulse ³⁾	E _{AS}	-	-	1430	mJ	$I_{\rm D}$ =89 A, $R_{\rm GS}$ =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	42	W	<i>T</i> _C =25 °C	
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56	

2 Thermal characteristics

Table 3 Thermal characteristics

Davamatav	Cymbal	Values			Unit	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Thermal resistance, junction - case	R _{thJC}	-	-	3.6	K/W	-	

3 **Electrical characteristics**

Static characteristics Table 4

Danish at an	0		Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	80	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	V _{GS(th)}	2	2.8	3.5	V	V _{DS} =V _{GS} , I _D =270 μA	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =80 V, V _{GS} =0 V, T _j =25 °C V _{DS} =80 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I_{GSS}	-	1	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	2.4 2.8	2.8 4.2	mΩ	V _{GS} =10 V, I _D =89 A V _{GS} =6 V, I _D =44 A	
Gate resistance	R _G	-	2.7	-	Ω	-	
Transconductance	g fs	89	178	-	S	V _{DS} >2 I _D R _{DS(on)max} , I _D =89 A	

 $^{^{1)}}$ Current is limited by package; with an $R_{thJC} \!\!=\!\! 0.5 \text{K/W}$ in a standard TO-220 package the chip is able $^{2)}$ See Diagram 3 for more detailed information $^{3)}$ See Diagram 13 for more detailed information

OptiMOS[™]3 Power-Transistor, 80 V IPA028N08N3 G



 Table 5
 Dynamic characteristics

Downwater.	Cymphal	Values			11!4	Nata / Tank Can diking	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance	C _{iss}	-	10700	14200	pF	V _{GS} =0 V, V _{DS} =40 V, <i>f</i> =1 MHz	
Output capacitance	Coss	-	2890	3840	pF	V _{GS} =0 V, V _{DS} =40 V, f=1 MHz	
Reverse transfer capacitance	Crss	-	100	-	pF	V _{GS} =0 V, V _{DS} =40 V, f=1 MHz	
Turn-on delay time	$t_{\sf d(on)}$	-	30	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =89 A, $R_{\rm G}$ =1.6 Ω	
Rise time	t _r	-	59	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =89 A, $R_{\rm G}$ =1.6 Ω	
Turn-off delay time	$t_{ m d(off)}$	-	77	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =89 A, $R_{\rm G}$ =1.6 Ω	
Fall time	t _f	-	26	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =89 A, $R_{\rm G}$ =1.6 Ω	

Table 6 Gate charge characteristics¹⁾


Development	Cumbal	Values			11	Nata / Tank Canadikian	
Parameter	Symbol		Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q_{gs}	-	50	-	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =89 A, $V_{\rm GS}$ =0 to 10 V	
Gate to drain charge	Q_{gd}	-	30	-	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =89 A, $V_{\rm GS}$ =0 to 10 V	
Switching charge	Q _{sw}	-	50	-	nC	V _{DD} =40 V, I _D =89 A, V _{GS} =0 to 10 V	
Gate charge total	Qg	-	155	206	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =89 A, $V_{\rm GS}$ =0 to 10 V	
Gate plateau voltage	V _{plateau}	-	4.6	-	V	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =89 A, $V_{\rm GS}$ =0 to 10 V	
Output charge	Qoss	-	210	279	nC	V _{DD} =40 V, V _{GS} =0 V	


Table 7 Reverse diode

Davamatar	Cumbal	Values			Unit	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continous forward current	Is	-	-	89	Α	T _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	356	Α	T _C =25 °C	
Diode forward voltage	$V_{ extsf{SD}}$	-	0.9	1.2	V	V _{GS} =0 V, I _F =89 A, T _j =25 °C	
Reverse recovery time	<i>t</i> _{rr}	-	78	-	ns	V _R =40 V, I _F =I _S , di _F /dt=100 A/μs	
Reverse recovery charge	Qrr	-	181	-	nC	V_R =40 V, I_F = I_S , di_F/dt =100 A/ μ s	





4 Electrical characteristics diagrams

































5 Package Outlines



DIM	MILLIM	ETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	4.55	4.85	0.179	0.191		
A1	2.55	2.85	0.100	0.112		
A2	2.42	2.72	0.095	0.107		
Ь	0.65	0.85	0.026	0.033		
ь1	0.95	1.33	0.037	0.052		
b2	0.95	1.51	0.037	0.059		
b3	0.65	1.33	0.026	0.052		
b4	0.65	1.51	0.026	0.059		
С	0.40	0.63	0.016	0.025		
D	15.85	16.15	0.624	0.636		
D1	9.53	9.83	0.375	0.387		
E	10.35	10.65	0.407	0.419		
е	2.5	54	0.100			
e1	5.0	08	0.200			
N		3	:	3		
Н	29.45	29.75	1.159	1.171		
L	13.45	13.75	0.530	0.541		
L1	3.15	3.45	0.124	0.136		
øΡ	2.95	3.20	0.116	0.126		
Q	3.15	3.50	0.124	0.138		

DOCUMENT NO. Z8B00003319
SCALE 0
2.5 0 2.5 1
EUROPEAN PROJECTION
ISSUE DATE 08-03-2007
REVISION 03

Figure 1 Outline PG-TO220-FP, dimensions in mm/inches

OptiMOSTM3 Power-Transistor, 80 V



Revision History

IPA028N08N3 G

Revision: 2016-06-30, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)			
2.0	2016-06-30	Release of final version			

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CoolGan™, CoolMOS™, CoolSiC™, CoolSiC™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, Infineon™, ISOFACE™, IsoPACK™, i-Wafer™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OPTIGA™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, ReverSave™, SatRIC™, SIEGET™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, SPOC™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2016 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.