


N-channel 650 V, 51 m Ω typ., 55 A MDmesh DM6 Power MOSFET in a TO-247 package

1 2 3

TO-247



Features

Order code	V _{DS}	R _{DS(on) max}	I _D
STW68N65DM6	650 V	59 mΩ	55 A

- · Fast-recovery body diode
- Lower R_{DS(on)} per area vs previous generation
- · Low gate charge, input capacitance and resistance
- 100% avalanche tested
- · Extremely high dv/dt ruggedness
- Zener-protected

Applications

· Switching applications

Description

This high-voltage N-channel Power MOSFET is part of the MDmesh DM6 fast-recovery diode series. Compared with the previous MDmesh fast generation, DM6 combines very low recovery charge (Q_{rr}), recovery time (t_{rr}) and excellent improvement in $R_{DS(on)}$ per area with one of the most effective switching behaviors available in the market for the most demanding high-efficiency bridge topologies and ZVS phase-shift converters.



Product status link

STW68N65DM6

Product summary			
Order code	STW68N65DM6		
Marking	68N65DM6		
Package	TO-247		
Packing	Tube		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±25	V
I _D	Drain current (continuous) at T _C = 25 °C	55	Α
I _D	Drain current (continuous) at T _C = 100 °C	35	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	172	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	431	W
dv/dt (2)	Peak diode recovery voltage slope	100	V/ns
di/dt (2)	Peak diode recovery current slope	1000	A/µs
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	V/ns
T _{STG}	Storage temperature range	-55 to 150	°C
TJ	Operating junction temperature range	-55 (0 150	°C

- 1. Pulse width limited by safe operating area.
- 2. $I_{SD} \le 55~A,~V_{DS}~(peak) < V_{(BR)DSS},~V_{DD} = 400~V.$
- V_{DS} ≤ 520 V.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.29	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (t _p limited by T _J max)	9	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	930	mJ

DS13331 - Rev 3 page 2/12



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA				V
I	Zana mata waltana duain ayunant	V _{GS} = 0 V, V _{DS} = 650 V			1	
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 650 V, T _C = 125 °C ⁽¹⁾			100	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.25	4.00	4.75	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 24 A		51	59	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	3528	-	pF
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	258	-	pF
C _{rss}	Reverse transfer capacitance		-	1.5	-	pF
Coss eq. (1)	Equivalent output capacitance $V_{DS} = 0$ to 520 V, $V_{GS} = 0$ V	V _{DS} = 0 to 520 V, V _{GS} = 0 V	-	609	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A V _{DD} = 520 V, I _D = 48 A, V _{GS} = 0 to 10 V	-	1.25	-	Ω
Qg	Total gate charge		-	80	-	nC
Q _{gs}	Sate-source charge (see Figure 14. Test circuit for gate	-	21.5	-	nC	
Q _{gd}	Gate-drain charge	charge behavior)	-	35	-	nC

^{1.} $C_{\text{oss eq}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 325 V, I _D = 34 A,	-	25	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13. Test circuit for resistive load switching times and	-	32	-	ns
t _{d(off)}	Turn-off delay time		-	76	-	ns
t _f	Fall time	Figure 18. Switching time waveform)	-	9	-	ns

DS13331 - Rev 3 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		55	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		172	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 48 A	-		0.98	V
t _{rr}	Reverse recovery time	I _{SD} = 48 A, di/dt = 100 A/μs,	-	135		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V	-	0.641		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	9.5		Α
t _{rr}	Reverse recovery time	I _{SD} = 48 A, di/dt = 100 A/μs,	-	245		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _J = 150 °C	-	2.45		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	20		Α


^{1.} Pulse width is limited by safe operating area.


DS13331 - Rev 3 page 4/12


^{2.} Pulsed: pulse duration = 300 μs, duty cycle 1.5%.





2.1 Electrical characteristics (curves)











DS13331 - Rev 3 page 5/12



Figure 7. Typical capacitance characteristics




Figure 8. Typical output capacitance stored energy




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized on-resistance vs. temperature




Figure 11. Normalized breakdown voltage vs temperature





Figure 12. Typical reverse diode forward characteristics



DS13331 - Rev 3 page 6/12





3 Test circuits

Figure 13. Test circuit for resistive load switching times

 V_{GS} I_{G} I_{G}

Figure 14. Test circuit for gate charge behavior

Figure 15. Test circuit for inductive load switching and diode recovery times

AM01468v1





Figure 16. Unclamped inductive load test circuit



AM01471v1

Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS13331 - Rev 3 page 7/12




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-247 package information

Figure 19. TO-247 package outline



0075325_10

DS13331 - Rev 3 page 8/12



Table 8. TO-247 package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
E	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70
aaa		0.04	0.10

DS13331 - Rev 3 page 9/12



Revision history

Table 9. Document revision history

Date	Version	Changes
08-May-2020	1	First release. Part number previously included in datasheet DS12367.
25-Mar-2021	2	Updated Table 4. On/off states. Updated Section 4 Package information. Minor text changes.
21-May-2021	3	Modified Table 1. Absolute maximum ratings, Table 2. Thermal data and Table 7. Source-drain diode. Modified Figure 1. Safe operating area and Figure 2. Maximum transient thermal impedance. Minor text changes.

DS13331 - Rev 3 page 10/12



Contents

1	Elec	trical ratings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	kage information	8
	4.1	TO-247 long leads package information	8
Rev	/ision	history	10



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

DS13331 - Rev 3 page 12/12