

AOTF2146L 40V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGT[™] technology
- Low R_{DS(ON)}
- Low Gate Charge
- Optimized Ruggedness
- RoHS and Halogen-Free Compliant

Applications


- DC Motor Driver
- Synchronous Rectification in DC/DC and AC/DC Converters


Product Summary

 $\begin{array}{lll} V_{DS} & 40V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 80A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 2.8 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5V) & < 3.9 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested







Orderable Part Number Package Type		Form	Minimum Order Quantity		
AOTF2146L	TO-220F	Tube	1000		

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V_{DS}	40	V	
Gate-Source Voltage	е	V_{GS}	±20	V	
Continuous Drain Current	T _C =25°C		80	A	
	T _C =100°C	I _D	50		
Pulsed Drain Current C		I _{DM}	320		
Continuous Drain Current	T _A =25°C		42	A	
	T _A =70°C	IDSM	33.5		
Avalanche Current ^c		I _{AS}	38	А	
Avalanche energy	L=0.3mH ^C	E _{AS}	217	mJ	
Power Dissipation ^B	T _C =25°C	P _D	29.5	W	
	T _C =100°C	r _D	11.5	VV	
Power Dissipation ^A	T _A =25°C	P _{DSM}	8.3	W	
	T _A =70°C	DSM	5.3	VV	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol Typ		Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	10	15	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	45	55	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	3.5	4.2	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC F	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		40			V
I _{DSS} Zero Gate Vo	Zoro Cato Voltago Drain Current	V _{DS} =40V, V _{GS} =0V	V _{DS} =40V, V _{GS} =0V			1	
	Zero Gate Voltage Drain Current		T _J =55°C			5	μA
I_{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V	V _{DS} =0V, V _{GS} =±20V			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		1.5	1.95	2.5	V
	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A			2.3	2.8	mΩ
			T _J =125°C		3.5	4.3	
		V_{GS} =4.5V, I_D =20A			3.1	3.9	mΩ
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =20A			100		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.68	1	V
Is	Maximum Body-Diode Continuous Current					35	Α
DYNAMIC	PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =20V, f=1MHz			3830		pF
Coss	Output Capacitance				630		pF
C _{rss}	Reverse Transfer Capacitance				45		pF
R_g	Gate resistance	f=1MHz		1	2	3	Ω
SWITCHI	NG PARAMETERS	•	•		-	•	•
Q _g (10V)	Total Gate Charge				50	70	nC
Q _g (4.5V)	Total Gate Charge	\/ =10\/ \/ =20\/	\ -10\/\/\ =20\/\ =20\/		20	30	nC
Q_{gs}	Gate Source Charge	V _{GS} =10V, V _{DS} =20V, I _D =20A			13.5		nC
Q_{gd}	Gate Drain Charge				3		nC
Q _{oss}	Output Charge	V _{GS} =0V, V _{DS} =20V			27		nC
t _{D(on)}	Turn-On DelayTime	V_{GS} =10V, V_{DS} =20V, R_L =1.0 Ω , R_{GEN} =3 Ω			12		ns
t _r	Turn-On Rise Time				12		ns
t _{D(off)}	Turn-Off DelayTime				44		ns
t _f	Turn-Off Fall Time				9		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			18.5		ns
Q_{rr}	Body Diode Reverse Recovery Charge	e I _F =20A, di/dt=500A/μs			50		nC

A. The value of R_{BJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{8JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev.1.0: August 2017 www.aosmd.com Page 2 of 6

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.


C. Single pulse width limited by junction temperature $T_{J(\text{MAX})}\text{=}150^{\circ}\,$ C.

D. The R_{NJA} is the sum of the thermal impedance from junction to case R_{NJC} and case to ambient. E. The static characteristics in Figures 1 to 6 are obtained using <300 μ s pulses, duty cycle 0.5% max. F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating. G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




 $\label{eq:local_local} \textbf{I}_{\text{D}}\left(\textbf{A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




Temperature (°C) Figure 4: On-Resistance vs. Junction Temperature (Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS















Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.0: August 2017 www.aosmd.com Page 6 of 6