


N-channel 600 V, 35 mΩ typ., 63 A MDmesh™ M6 Power MOSFET in TO247-4 package



TO247-4



Maturity status link	
STW68N60M6-4	

Device summary		
Order code STW68N60M6-4		
Marking	68N60M6	
Package TO247-4		
Packing	Tube	

Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STW68N60M6-4	600 V	41 mΩ	63 A

- Reduced switching losses
- Lower R_{DS(on)} per area vs previous generation
- Low gate input resistance
- 100% avalanche tested
- Zener-protected
- Excellent switching performance thanks to the extra driving source pin

Applications

- · Switching applications
- LLC converters
- · Boost PFC converters

Description

The new MDmesh $^{\text{TM}}$ M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent $R_{DS(on)}$ per area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum end-application efficiency.



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{GS}	Gate-source voltage	±25	V	
1_	Drain current (continuous) at T _C = 25 °C	63	Α	
I _D	Drain current (continuous) at T _C = 100 °C	40	Α	
I _{DM} ⁽¹⁾	Drain current (pulsed)	252	Α	
P _{TOT}	Total power dissipation at T _C = 25 °C	390	W	
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns	
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	V/115	
T _{stg}	Storage temperature range	-55 to 150	°C	
T _j	T _j Operating junction temperature range		10	

- 1. Pulse width is limited by safe operating area.
- 2. $I_{SD} \le 63~A$, $di/dt \le 400~A/\mu s$, $V_{DS(peak)} < V_{(BR)DSS}$, $V_{DD} = 400~V$
- 3. $V_{DS} \le 480 \text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.32	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	7.5	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	1100	mJ

DS12425 - Rev 2 page 2/12



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On /off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	600			V
l	Zero-gate voltage	V _{GS} = 0 V, V _{DS} = 600 V			1	
I _{DSS}	drain current	V_{GS} = 0 V, V_{DS} = 600 V, T_{C} = 125 °C ⁽¹⁾			100	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μΑ
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 250 μA	3.25	4	4.75	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 31.5 A		35	41	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	4360	-	pF
C _{oss}	Output capacitance	V _{GS} = 0 V, V _{DS} = 100 V, f = 1 MHz	-	235	-	pF
C _{rss}	Reverse transfer capacitance		-	13	-	pF
Coss eq. (1)	Equivalent output capacitance	itance $V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 480 \text{ V}$		713	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	1.6	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 63 A,	-	106	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	29	-	nC
Q _{gd}	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	-	51	-	nC

^{1.} $C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d (on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 30 \text{ A},$	-	TBD	-	ns
t _r	Rise time	R _G = 4.7 Ω, V _{GS} = 10 V	-	TBD	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Switching times test circuit for resistive load and	-	TBD	-	ns
t _f	Fall time	Figure 18. Switching time waveform)	-	TBD	-	ns

DS12425 - Rev 2 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		63	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		252	Α
V _{SD} (2)	Forward on voltage	V _{GS} = 0 V, I _{SD} = 63 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 63 A, di/dt = 100 A/μs,	-	308		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V (see Figure 15. Test circuit	-	4.3		μC
I _{RRM}	Reverse recovery current	for inductive load switching and diode recovery times)	-	26		Α
t _{rr}	Reverse recovery time	I _{SD} = 63 A, di/dt = 100 A/μs,	-	504		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C	-	10.8		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	_	38		Α


^{1.} Pulse width is limited by safe operating area.

DS12425 - Rev 2 page 4/12

^{2.} Pulse test: pulse duration = $300 \mu s$, duty cycle 1.5%.



2.1 Electrical characteristics (curves)






Figure 3. Output characteristics

(A)

180

V_{GS} =10 V

V_{GS} =8 V

120

90

0

2


4


6


8

10

V_{DS} (V)







DS12425 - Rev 2 page 5/12






Figure 8. Normalized gate threshold vs. temperature

V_{GS(th)}
(norm.)

1.1

1.0


0.9


0.8


0.7

0.6

-75 -25 25 75 125 T_J (°C)







DS12425 - Rev 2 page 6/12



3 Test circuits

Figure 13. Switching times test circuit for resistive load




Figure 14. Test circuit for gate charge behavior

Vost
pulse width

2200
pulse width

27 kΩ

GND1

GND2

Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS12425 - Rev 2 page 7/12




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.1 TO247-4 package information

Figure 19. TO247-4 package outline



DS12425 - Rev 2 page 8/12



Table 8. TO247-4 mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
А	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.29
b1	1.15	1.20	1.25
b2	0		0.20
С	0.59		0.66
c1	0.58	0.60	0.62
D	20.90	21.00	21.10
D1	16.25	16.55	16.85
D2	1.05	1.20	1.35
D3	24.97	25.12	25.27
Е	15.70	15.80	15.90
E1	13.10	13.30	13.50
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
е	2.44	2.54	2.64
e1	4.98	5.08	5.18
L	19.80	19.92	20.10
Р	3.50	3.60	3.70
P1			7.40
P2	2.40	2.50	2.60
Q	5.60		6.00
S		6.15	
Т	9.80		10.20
U	6.00		6.40

DS12425 - Rev 2 page 9/12



Revision history

Table 9. Document revision history

Date	Revision	Changes
31-Jan-2018 1		First release.
		Preliminary data
		Updated title and features in cover page.
08-Nov-2018	2	Updated Absolute maximum ratings, Section 2 Electrical characteristics, Section 2.1 Electrical characteristics (curves) and Section 3 Test circuits.
		Minor text changes.

DS12425 - Rev 2 page 10/12



Contents

1	Electrical ratings		2	
2			3	
	2.1	Electrical characteristics (curves)	5	
3	Test	circuits	7	
4 Package information			8	
	4.1	TO247-4 package information	8	
Rev	/ision	history	10	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS12425 - Rev 2 page 12/12