

OptiMOS[™]3 Power-Transistor

Features

- Optimized for dc-dc conversion
- N-channel, normal level
- Excellent gate charge x R_{DS(on)} product (FOM)
- Low on-resistance R_{DS(on)}
- 150 °C operating temperature
- Pb-free lead plating; RoHS compliant
- Qualified according to JEDEC¹⁾ for target application
- Halogen-free according to IEC61249-2-21





Туре	Package	Marking
BS712DNI20NIS2 C	DC TEDEON 9	12DN20N

\$1 8 D \$2 7 D \$3 GA 5 D

Maximum ratings, at T_j =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	ID	T _C =25 °C	11.3	А
		T _C =100 °C	8.0	
Pulsed drain current ²⁾	I _{D,pulse}	T _C =25 °C	45	
Avalanche energy, single pulse	E _{AS}	$I_{\rm D} = 5.7 \; {\rm A}, \; R_{\rm GS} = 25 \; {\rm \Omega}$	60	mJ
Reverse diode dv/dt	dv/dt		10	kV/µs
Gate source voltage	V_{GS}		±20	V
Power dissipation	P_{tot}	T _C =25 °C	50	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 150	°C
IEC climatic category; DIN IEC 68-1			55/150/56	

¹⁾ J-STD20 and JESD22

Product Summary

V _{DS}	200	V
R _{DS(on),max}	125	mΩ
I _D	11.3	Α

PG-TSDSON-8



²⁾ see figure 3



Parameter	Symbol	Conditions	Values		Unit	
			min.	typ.	max.	
Thermal characteristics						
Thermal resistance, junction - case	R_{thJC}		-	-	2.5	K/W
Thermal resistance, junction - ambient	R_{thJA}	6 cm ² cooling area ³⁾	-	-	60	

Electrical characteristics, at T_j =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	$V_{(BR)DSS}$	V _{GS} =0 V, I _D =1 mA	200	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 25 \mu{\rm A}$	2	3	4	
Zero gate voltage drain current	I _{DSS}	$V_{\rm DS}$ =160 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C	ı	0.1	1	μΑ
		V _{DS} =160 V, V _{GS} =0 V, T _j =125 °C	1	10	100	
Gate-source leakage current	I _{GSS}	V _{GS} =20 V, V _{DS} =0 V	-	1	100	nA
Drain-source on-state resistance	$R_{\mathrm{DS(on)}}$	V _{GS} =10 V, I _D =5.7 A	-	108	125	mΩ
Gate resistance	R_{G}		-	1.9	-	Ω
Transconductance	g_{fs}	$ V_{\rm DS} > 2 I_{\rm D} R_{\rm DS(on)max},$ $I_{\rm D} = 5.7~{\rm A}$	6	12	-	s

 $^{^{3)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.



Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Dynamic characteristics						
Input capacitance	Ciss		-	510	680	рF
Output capacitance	Coss	$V_{\rm GS}$ =0 V, $V_{\rm DS}$ =100 V, f =1 MHz	-	39	52	
Reverse transfer capacitance	C _{rss}		-	5.1	-	
Turn-on delay time	$t_{d(on)}$		-	6	-	ns
Rise time	t _r	V _{DD} =100 V, V _{GS} =10 V, I _D =5.7 A,	-	4	-	
Turn-off delay time	$t_{d(off)}$	$R_{\rm G}=1.6 \Omega$	-	10	-	
Fall time	t_{f}		-	3	-	
Gate Charge Characteristics ⁴⁾		T		1	Ι	
Gate to source charge	Q _{gs}		-	2.3	-	nC
Gate to drain charge	Q _{gd}	$V_{\rm DD}$ =100 V, $I_{\rm D}$ =5.7 A, $V_{\rm GS}$ =0 to 10 V	-	1.1	-	
Switching charge	Q_{sw}		-	1.8	-	
Gate charge total	Q_g		-	6.5	8.7	
Gate plateau voltage	V _{plateau}		-	4.5	-	٧
Output charge	Q _{oss}	V _{DD} =100 V, V _{GS} =0 V	-	14	19	nC
Reverse Diode	<u>. </u>					
Diode continous forward current	Is	T -25 °C	-	-	11.3	А
Diode pulse current	I _{S,pulse}	- T _C =25 °C	-	-	45	
Diode forward voltage	V _{SD}	V _{GS} =0 V, I _F =11.3 A, T _j =25 °C	-	1	1.2	V
Reverse recovery time	t _{rr}	V _R =100 V, I _F =I _S ,	-	74	-	ns
Reverse recovery charge	Q _{rr}	d <i>i_F</i> /d <i>t</i> =100 A/µs	_	212	_	nC

⁴⁾ See figure 16 for gate charge parameter definition




1 Power dissipation

$P_{\text{tot}} = f(T_{\text{C}})$

50 40 40 20 10 0 40 80 T_C [°C]


2 Drain current



3 Safe operating area

 $I_D=f(V_{DS}); T_C=25 \text{ °C}; D=0$


parameter: t_p



4 Max. transient thermal impedance

 Z_{thJC} =f(t_{p})

parameter: $D=t_p/T$






5 Typ. output characteristics

 $I_D=f(V_{DS}); T_j=25 °C$


parameter: V_{GS}



6 Typ. drain-source on resistance

 $R_{DS(on)}=f(I_D); T_j=25 \text{ °C}$


parameter: V_{GS}



7 Typ. transfer characteristics


 $I_{D}=f(V_{GS}); |V_{DS}|>2|I_{D}|R_{DS(on)max}$

parameter: $T_{\rm j}$



8 Typ. forward transconductance

$$g_{fs}=f(I_D); T_j=25 \text{ °C}$$





9 Drain-source on-state resistance


 $R_{DS(on)} = f(T_i); I_D = 5.7 \text{ A}; V_{GS} = 10 \text{ V}$

350 300 250 250 150 100 50 -60 -20 20 60 100 140 180 T_j [°C]

10 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

parameter: I_D



11 Typ. capacitances


 $C=f(V_{DS}); V_{GS}=0 V; f=1 MHz$



12 Forward characteristics of reverse diode

 $I_{\mathsf{F}} = \mathsf{f}(V_{\mathsf{SD}})$

parameter: $T_{\rm j}$






13 Avalanche characteristics

 $I_{AS}=f(t_{AV}); R_{GS}=25 \Omega$


parameter: $T_{j(start)}$



14 Typ. gate charge


 V_{GS} =f(Q_{gate}); I_D =5.7 A pulsed

parameter: $V_{\rm DD}$




15 Drain-source breakdown voltage

 $V_{BR(DSS)}=f(T_j); I_D=1 \text{ mA}$





16 Gate charge waveforms







Package Outline:PG-TSDSON-8










DIM	MILLIME	ETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	0.90	1.10	0.035	0.043		
Ь	0.24	0.44	0.009	0.017		
ь1	0.10	0.30	0.004	0.012		
ь2	0.20	0.44	0.008	0.017		
D=D1	3.20	3.40	0.126	0.134		
D2	2.15	2.45	0.085	0.096		
E	3.20	3.40	0.126	0.134		
E4	1.60	1.81	0.063	0.071		
E5	0.59	0.86	0.023	0.034		
е	0.6	0.65		0.026		
N	3	8		8		
L	0.30	0.56	0.012	0.022		
L1	0.33	0.60	0.013	0.024		
aaa	0.2	0.25		0.010		
F1	3.8	3.80		0.150		
F2	2.29		0.090			
F3	0.31		0.012			
F4	0.34		0.013			
F5	0.65		0.026			
F6	0.80		0.031			
F7	2.36		0.093			





Published by Infineon Technologies AG 81726 Munich, Germany © 2010 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain