

MOSFET

OptiMOS[™] 5 Power-Transistor, 100 V

Features

- Ideal for high frequency switching and sync. rec.
- Excellent gate charge x R_{DS(on)} product (FOM)
 Very low on-resistance R_{DS(on)}
 N-channel, normal level
 100% avalanche tested


- Pb-free lead plating; RoHS compliantHalogen-free according to IEC61249-2-21


Product validation

Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters**

idalo i itoj i olioliliano i didiliotoro						
Parameter	Value	Unit				
V _{DS}	100	V				
R _{DS(on),max}	1.4	mΩ				
I _D	362	А				
Qoss	214	nC				
Q_{G}	169	nC				











Type / Ordering Code	Package	Marking	Related Links
IPT014N10N5	PG-HSOF-8	014N10N5	-

OptiMOSTM 5 Power-Transistor, 100 V



Table of Contents

Description	. 1
Maximum ratings	3
Thermal characteristics	. 3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	10
Revision History	11
Frademarks	11
Disclaimer	11

OptiMOS[™] 5 Power-Transistor, 100 V . IPT014N10N5



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Danish dan	Cb. a.l	Values				Note / Total Constitution
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current ¹⁾	I _D	- - -	-	362 256 36	A	V _{GS} =10 V, T _C =25 °C V _{GS} =10 V, T _C =100 °C V _{GS} =10 V, T _A =25 °C,R _{thJA} =40 °C/W ²⁾
Pulsed drain current ³⁾	I _{D,pulse}	-	-	1448	А	T _C =25 °C
Avalanche energy, single pulse ⁴⁾	E _{AS}	-	-	775	mJ	$I_{\rm D}$ =150 A, $R_{\rm GS}$ =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P_{tot}	-	-	375 3.8	w	T _C =25 °C T _A =25 °C, R _{thJA} =40 °C/W ²⁾
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56

2 Thermal characteristics

Table 3 Thermal characteristics

Davamatav	Symbol	Values			Unit	Note / Took Condition
Parameter	Symbol	Min.	Тур.	Max.	Onit	Note / Test Condition
Thermal resistance, junction - case	R_{thJC}	-	0.2	0.4	°C/W	-
Thermal resistance, junction - ambient, 6 cm² cooling area ²⁾		-	-	40	°C/W	-
Thermal resistance, junction - ambient, minimal footprint	$R_{ m thJA}$	_	-	62	°C/W	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual

environmental conditions.

2) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

⁴⁾ See Diagram 13 for more detailed information

OptiMOS[™] 5 Power-Transistor, 100 V . IPT014N10N5



Electrical characteristics

at T_j=25 °C, unless otherwise specified

Static characteristics Table 4

Parameter	C		Values			N
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	100	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	$V_{\rm GS(th)}$	2.2	3.0	3.8	V	V _{DS} =V _{GS} , I _D =280 μA
Zero gate voltage drain current	I _{DSS}	-	0.1 10	5 100	μΑ	V _{DS} =100 V, V _{GS} =0 V, T _i =25 °C V _{DS} =100 V, V _{GS} =0 V, T _i =125 °C
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	1.3 1.5	1.4 1.8	mΩ	V _{GS} =10 V, I _D =150 A V _{GS} =6 V, I _D =75 A
Gate resistance ¹⁾	R _G	-	1.5	2.1	Ω	-
Transconductance	g_{fs}	140	280	-	S	V _{DS} ≥2 I _D R _{DS(on)max} , I _D =100 A

Dynamic characteristics Table 5

Damawatan	Symbol	Values			11!4	Note / Took Condition
Parameter		Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance ¹⁾	Ciss	-	12000	16000	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Output capacitance ¹⁾	Coss	-	1800	2300	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Reverse transfer capacitance ¹⁾	C _{rss}	_	80	140	рF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	36	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω
Rise time	t _r	-	30	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω
Turn-off delay time	$t_{ m d(off)}$	-	85	_	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω
Fall time	t _f	-	30	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω

Table 6 Gate charge characteristics²⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
Parameter	Symbol	Min.	Тур.	Max.	Onit	Note / Test Condition
Gate to source charge	Q _{gs}	-	53	-	nC	V _{DD} =50 V, I _D =100 A, V _{GS} =0 to 10 V
Gate charge at threshold	$Q_{g(th)}$	-	36	-	nC	V _{DD} =50 V, I _D =100 A, V _{GS} =0 to 10 V
Gate to drain charge ¹⁾	$Q_{ m gd}$	-	34	51	nC	V_{DD} =50 V, I_{D} =100 A, V_{GS} =0 to 10 V
Switching charge	Q _{sw}	-	51	-	nC	V_{DD} =50 V, I_{D} =100 A, V_{GS} =0 to 10 V
Gate charge total ¹⁾	Qg	-	169	211	nC	V_{DD} =50 V, I_{D} =100 A, V_{GS} =0 to 10 V
Gate plateau voltage	V _{plateau}	-	4.4	-	V	V_{DD} =50 V, I_{D} =100 A, V_{GS} =0 to 10 V
Gate charge total, sync. FET	Q _{g(sync)}	-	146	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 10 V
Output charge ¹⁾	Qoss	-	214	285	nC	V _{DS} =50 V, V _{GS} =0 V

Defined by design. Not subject to production test.
See "Gate charge waveforms" for parameter definition

OptiMOS[™] 5 Power-Transistor, 100 V





Table 7 Reverse diode

Parameter	Cymphol		Values			Note / Test Condition
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continuous forward current	Is	-	-	312	Α	T _C =25 °C
Diode pulse current	I _{S,pulse}	-	-	1448	Α	T _C =25 °C
Diode forward voltage	V _{SD}	-	0.85	1.0	V	V _{GS} =0 V, I _F =100 A, T _j =25 °C
Reverse recovery time ¹⁾	$t_{\rm rr}$	-	103	206	ns	V _R =50 V, I _F =100 A, d <i>i</i> _F /d <i>t</i> =100 A/μs
Reverse recovery charge ¹⁾	Q _{rr}	-	316	632	nC	V _R =50 V, I _F =100 A, d <i>i</i> _F /d <i>t</i> =100 A/μs





4 Electrical characteristics diagrams





























5 Package Outlines




Figure 1 Outline PG-HSOF-8, dimensions in mm/inches

OptiMOS[™] 5 Power-Transistor, 100 V IPT014N10N5



Revision History

IPT014N10N5

Revision: 2022-02-16, Rev. 2.0

2022-02-16

Previous F	Revision	
Revision	Date	Subjects (major changes since last revision)

Trademarks

2.0

All referenced product or service names and trademarks are the property of their respective owners.

Release of final version

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2022 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.