





Automotive-grade N-channel 650 V, 35 mΩ typ., 64 A MDmesh DM6 half-bridge topology Power MOSFET in an ACEPACK SMIT package







Product status link
SH68N65DM6AG

Product summary			
Order code SH68N65DM6AG			
Marking	H68N65DM6		
Package	ACEPACK SMIT		
Packing	Tape and reel		

Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
SH68N65DM6AG	650 V	41 mΩ	64 A

- AQG 324 qualified
- Half-bridge power module
- 650 V blocking voltage
- · Fast recovery body diode
- · Very low switching energies
- Low package inductance
- · Dice on direct bond copper (DBC) substrate
- · Low thermal resistance
- Isolation rating of 3.4 kVrms/min

Applications

· Switching applications

Description

This device combines two MOSFETs in a half-bridge topology. The ACEPACK SMIT is a very compact and rugged power module in a surface mount package for easy assembly. Thanks to the DBC substrate, the ACEPACK SMIT package offers low thermal resistance coupled with an isolated top-side thermal pad. The high design flexibility of the package enables several configurations, including phase legs, boost, and single switch through different combinations of the internal power switches.



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±25	V
I _D	Drain current (continuous) at T _C = 25 °C	64	Α
I _D	Drain current (continuous) at T _C = 100 °C	40	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	280	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	379	W
dv/dt (2)	Peak diode recovery voltage slope	100	V/ns
di/dt (2)	Peak diode recovery current slope	1000	A/µs
dv/dt (3)	MOSFET dv/dt ruggedness	100	V/ns
V _{ISO}	Isolation withstand voltage applied between each pin and heat sink plate (AC voltage (50/60 Hz, t = 60 s)	3.4	kVrms
T _{STG}	Storage temperature range	55 to 450	°C
T _J	Operating junction temperature range	-55 to 150	°C

- 1. Pulse width limited by safe operating area.
- 2. $I_{SD} \le 64 \, A$, $V_{DS} \, (peak) < V_{(BR)DSS}$, $V_{DD} = 400 \, V$.
- 3. $V_{DS} \le 520 \ V$.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R_{thJC}	Thermal resistance, junction-to-case	0.33	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (t _p limited by T _J max)	9	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$)	1.9	J

DS14027 - Rev 1 page 2/15



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	650			V
lass	Zoro goto voltago droin ourrent	V _{GS} = 0 V, V _{DS} = 650 V			5	
I _{DSS}	Zero gate voltage drain current	V_{GS} = 0 V, V_{DS} = 650 V, T_{C} = 125 °C $^{(1)}$			300	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.25	4	4.75	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 23 A		35	41	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	5900	-	
C _{oss}	Output capacitance V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V		-	260	-	
C _{rss}	Reverse transfer capacitance		-	2.6	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 to 520 V, V _{GS} = 0 V	-	867	-	
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	1.4	-	Ω
Qg	Total gate charge	V _{DD} = 520 V, I _D = 72 A, V _{GS} = 0 to 10 V	-	116	-	
Q _{gs}	Gate-source charge	(see Figure 13. Test circuit for gate		37	-	nC
Q _{gd}	Gate-drain charge	charge behavior)	-	45	-	

^{1.} $C_{\text{oss eq}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching characteristics (resistive load)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 325 V, I _D = 36 A,	-	42	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	19	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 12. Switching times test circuit for resistive load and	-	108	-	ns
t _f	Fall time	Figure 17. Switching time waveform)	-	11	-	ns

DS14027 - Rev 1 page 3/15



Table 7. Switching characteristics (inductive load)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$t_{d(v)}$	Voltage delay time	V_{DD} = 400 V, V_{GS} = 0 to 10 V, I_{D} = 72 A,	-	117	-	
t _{r(v)}	Voltage rise time	$R_G = 6.8 \Omega$ (see Figure 14. Test	_	10	-	
t _{f(i)}	Current fall time	circuit for inductive load switching and diode recovery times and	-	18	-	
t _c (off)	Crossing time off	Figure 18. Turn-off switching time waveform on inductive load)		24	_	
t _{d(i)}	Current delay time	V_{DD} = 400 V, V_{GS} = 0 to 10 V, I_{D} = 72 A,	-	354	-	ns
t _{f(i)}	Current rise time	$R_G = 82 \Omega$ (see Figure 14. Test	-	140	-	
t _{f(v)}	Voltage fall time	circuit for inductive load switching and diode recovery times and	-	14	-	
t _c (on)	Crossing time on	Figure 19. Turn-on switching time waveform on inductive load)	-	252	-	

Table 8. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		64	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		280	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 46 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 72 A, di/dt = 100 A/μs, V _{DD} = 60 V	-	166		ns
Q _{rr}	Reverse recovery charge	(see Figure 14. Test circuit for inductive	-	1.1		μC
I _{RRM}	Reverse recovery current	load switching and diode recovery times)		11		Α
t _{rr}	Reverse recovery time	I _{SD} = 72 A, di/dt = 100 A/μs,	-	336		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _J = 150 °C	-	5.1		μC
I _{RRM}	I _{RRM} Reverse recovery current (see Figure 14. Test circuit for inductive load switching and diode recovery times)		-	26		Α


^{1.} Pulse width is limited by safe operating area.


DS14027 - Rev 1 page 4/15


^{2.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%.





2.1 Electrical characteristics (curves)











DS14027 - Rev 1 page 5/15



Figure 7. Typical capacitance characteristics




Figure 8. Normalized gate threshold vs temperature




Figure 9. Normalized on-resistance vs temperature




Figure 10. Normalized breakdown voltage vs temperature





Figure 11. Typical reverse diode forward characteristics



DS14027 - Rev 1 page 6/15





3 Test circuits

Figure 12. Switching times test circuit for resistive load




Figure 13. Test circuit for gate charge behavior

Vos pulse width 2.7 kΩ

2200

Vos 47 kΩ


Vos 47 kΩ

GND1

GND2

GADG180720181011SA

Figure 14. Test circuit for inductive load switching and diode recovery times






Figure 16. Unclamped inductive waveform







Figure 17. Switching time waveform



DS14027 - Rev 1 page 7/15







DS14027 - Rev 1 page 8/15




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 ACEPACK SMIT package information

Figure 20. ACEPACK SMIT package outline



DM00447519_Rev.6

DS14027 - Rev 1 page 9/15



Table 9. ACEPACK SMIT package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
А	19.50	20.00	20.50
В	21.50	22.00	22.50
С	22.80	23.00	23.20
D	24.80	25.00	25.20
E	32.20	32.70	33.20
b		9.00	
b1		4.00	
b2		6.75	
b3		9.50	
С	0.95	1.00	1.10
c1	1.95	2.00	2.10
d	0.00		0.15
d1	0.45	0.55	0.65
е	1.30	1.50	1.70
e1	4.65	4.85	5.05
L	3.95	4.00	4.05
L1	5.40	5.50	5.60
m	1.30	1.50	1.80
m1	1.30	1.50	1.80
V	0°	2°	4°
aaa	0.01		0.05
bbb	0.00		0.10

DS14027 - Rev 1 page 10/15








Figure 21. ACEPACK SMIT recommended footprint

DM00447519_FP_Rev.6

Note: Dimensions in mm.

Figure 22. ACEPACK SMIT marking orientation vs pinout






DM00447519_MO_Rev.6

DS14027 - Rev 1 page 11/15



ACEPACK SMIT packing information 4.2

Figure 23. ACEPACK SMIT tape outline



NOTES:
1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.2
2. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE.
3. AO AND BO ARE MEASURED ON A PLANE AT A DISTANCE "R" ABOVE THE BOTTOM OF THE POCKET.

DM00631393_Tape_Rev.1

Note: Dimensions in mm.

DS14027 - Rev 1 page 12/15



Revision history

Table 10. Document revision history

Date	Revision	Changes
25-Jul-2022	1	First release.

DS14027 - Rev 1 page 13/15





Contents

1	Elec	trical ratingstrical ratings	2		
2		Electrical characteristics			
		Electrical characteristics (curves)			
3		circuits			
4	Package information				
	4.1	ACEPACK SMIT package information	9		
	4.2	ACEPACK SMIT packing information	12		
Rev	ision	history	13		



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

DS14027 - Rev 1 page 15/15