


N-channel 60 V, 0.003 Ω typ., 130 A STripFET F7 Power MOSFET in a PowerFLAT 5x6 package



PowerFLAT 5x6



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STL130N6F7	60 V	0.0035 Ω	130 A

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- $\bullet \quad \text{Low C_{rss}/C_{iss} ratio for EMI immunity}\\$
- · High avalanche ruggedness

Applications

· Switching applications

Description

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



Product status link STL130N6F7

Product summary			
Order code STL130N6F7			
Marking	130N6F7		
Package	PowerFLAT 5x6		
Packing	Tape and reel		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	60	V
V _{GS}	Gate-source voltage	± 20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	130	Α
ID (*)	Drain current (continuous) at T _C = 100 °C	95	Α
I _{DM} ⁽¹⁾ ⁽²⁾	Drain current (pulsed)	520	Α
I _D ⁽³⁾	Drain current (continuous) at T _{pcb} = 25 °C	26	Α
ID (e)	Drain current (continuous) at T _{pcb} = 100 °C	19	Α
I _{DM} (2)(3)	Drain current (pulsed)	104	Α
P _{TOT} (1)	Total dissipation at T _C = 25 °C	125	W
P _{TOT} (3)	Total power dissipation at T _{pcb} = 25 °C	4.8	W
Tj	Operating junction temperature range	EE to 17E	°C
T _{stg}	Storage temperature range	-55 to 175	

- 1. This value is rated according to Rthj-c
- 2. Pulse width limited by safe operating area.
- 3. This value is rated according to $R_{thj-pcb.}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-pcb} (1)	Thermal resistance junction-pcb	31.3	°C/W
R _{thj-case}	Thermal resistance junction-case	1.2	°C/W

1. When mounted on FR-4 board of 1 inch 2 , 2oz Cu, t < 10 s.

DS10891 - Rev 4 page 2/16

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 3. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0 V	60			V
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 60 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			1	μΑ
I _{GSS}	Gate-body leakage current	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 13 A		0.003	0.0035	Ω

^{1.} Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	2600	-	pF
C _{oss}	Output capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V	-	1200	-	pF
C _{rss}	Reverse transfer capacitance		-	115	-	pF
Qg	Total gate charge	V _{DD} = 30 V, I _D = 26 A,	-	42	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	13.6	-	nC
Q _{gd}	Gate-drain charge	(see Figure 13. Test circuit for gate charge behavior)	-	13	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 30 V, I _D = 26 A,	-	24	-	ns
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	44	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time waveform)	-	62	-	ns
t _f	Fall time		-	24	-	ns

DS10891 - Rev 4 page 3/16



Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} =26 A, V _{GS} = 0 V	-		1.2	V
t _{rr}	Reverse recovery time	I _D = 26 A, di/dt = 100 A/μs	-	50		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 48 V (see Figure 14. Test circuit for	-	56		nC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times)	-	2.2		Α

^{1.} Pulsed: pulse duration = 300 μs, duty cycle 1.5%

DS10891 - Rev 4 page 4/16



2.1 Electrical characteristics (curves)






Figure 3. Output characteristics

GIPD280420151137FSR

(A)

160

6V

5V

4V

40

0


2


4


6

8

VDS(V)







DS10891 - Rev 4 page 5/16



C GIPD280420151219FSR

(pF) GIPD280420151219FSR

10000 Ciss

1000 Coss

10


VDS(V)


10 0.1

Figure 8. Normalized gate threshold voltage vs temperature V _{GS(th)} (norm.) GIPG310320150943VGS $I_D = 250 \mu A$ 1.0 0.9 8.0 0.7 0.6 0.5 -75 T_j (°C) -25 25 75 125

Figure 9. Normalized on-resistance vs temperature

RDS(on) (norm) 2.2 VGS= 10V ID= 13A 1.8 1.4 1.0 0.6 0.2 -75 -25 25 75 125 175 Tj(°C)





DS10891 - Rev 4 page 6/16



3 Test circuits

Figure 12. Test circuit for resistive load switching times





Figure 13. Test circuit for gate charge behavior


AM01469v1

Figure 14. Test circuit for inductive load switching and diode recovery times



M01470v1

Figure 15. Unclamped inductive load test circuit



AM01471v1

Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS10891 - Rev 4 page 7/16



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

DS10891 - Rev 4 page 8/16



4.1 PowerFLAT 5x6 type C package information

Figure 18. PowerFLAT 5x6 type C package outline



8231817_typeC_Rev18

DS10891 - Rev 4 page 9/16



Table 7. PowerFLAT 5x6 type C package mechanical data


Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°

DS10891 - Rev 4 page 10/16



PowerFLAT 5x6 type C SUBCON package information 4.2

Figure 19. PowerFLAT 5x6 type C SUBCON package outline



8472137_SUBCON_998G_REV4

ΫΙΕW

DS10891 - Rev 4 page 11/16



Table 8. PowerFLAT 5x6 type C SUBCON package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
A	0.90	0.95	1.00
A1		0.02	
b	0.35	0.40	0.45
b1		0.30	
С	0.21	0.25	0.34
D			5.10
D1	4.80	4.90	5.00
D2	4.01	4.21	4.31
е	1.17	1.27	1.37
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.54	3.64	3.74
E4	0.15	0.25	0.35
E5	0.26	0.36	0.46
Н	0.51	0.61	0.71
K	0.95		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
L2			0.10
Р	1.00	1.10	1.20
θ	8°	10°	12°

DS10891 - Rev 4 page 12/16



0.65 (x4) -1.27 -3.81

Figure 20. PowerFLAT 5x6 recommended footprint (dimensions are in mm)

8231817_FOOTPRINT_simp_Rev_18

DS10891 - Rev 4 page 13/16



Revision history

Table 9. Document revision history

Date	Revision	Changes
17-Feb-2015	1	First release.
		Updated Section 2: "Electrical characteristics"
11 May 2015	2	Added Section 2.1: "Electrical characteristics (curves)"
11-May-2015	2	Updated Section 4: "Package mechanical data"
		Minor text changes.
30-Jun-2015	3	Document status promoted from preliminary to production data.
		Updated Section 4.1 PowerFLAT 5x6 type C package information.
02-12-2019	4	Added Section 4.2 PowerFLAT 5x6 type C SUBCON package information.
		Minor text changes.

DS10891 - Rev 4 page 14/16



Contents

1	Elec	trical ratings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pacl	kage information	8
	4.1	PowerFLAT 5x6 type C package information	8
	4.2	PowerFLAT 5x6 type C SUBCON package information	10
Rev	ision	history	14



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS10891 - Rev 4 page 16/16