

MOSFET


OptiMOS[™]5 Power-Transistor, 150 V


Features

- Excellent gate charge x R_{DS(on)} product (FOM)
 Very low on-resistance R_{DS(on)}
 Very low reverse recovery charge (Qrr)
 175 °C operating temperature
 Pb-free lead plating; RoHS compliant
 Qualified according to JEDEC¹⁾ for target application
 Ideal for high-frequency switching and synchronous rectification
 Halogen-free according to IEC61249-2-21



Parameter	Value	Unit						
V _{DS}	150	V						
R _{DS(on),max (TO263)}	4.8	mΩ						
I _D	120	A						
Q _{rr}	83	nC						











Type / Ordering Code	Package	Marking	Related Links
IPB048N15N5	PG-TO 263-3	048N15N5	-

OptiMOS[™]5 Power-Transistor, 150 V IPB048N15N5



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	0
Revision History	1
Trademarks 1	1
Disclaimer	1

OptiMOS[™]5 Power-Transistor, 150 V . IPB048N15N5



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 **Maximum ratings**

Davamatav	Cumbal	Values			11	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current	I _D	-	-	120 118	А	T _C =25 °C T _C =100 °C	
Pulsed drain current ¹⁾	I _{D,pulse}	-	-	480	Α	T _C =25 °C	
Avalanche energy, single pulse ²⁾	E AS	-	-	230	mJ	I_D =100 A, R_{GS} =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	300	W	T _C =25 °C	
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56	

Thermal characteristics 2

Thermal characteristics Table 3

Dovemeter	Cumbal	Values			Unit	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Thermal resistance, junction - case	R _{thJC}	-	0.3	0.5	K/W	-	
Thermal resistance, junction - ambient, minimal footprint	R _{thJA}	-	-	62	K/W	-	
Thermal resistance, junction - ambient, 6 cm ² cooling area ³⁾	R _{thJA}	-	-	40	K/W	-	

 $^{^{1)}}$ See Diagram 3 $^{2)}$ See Diagram 13 $^{3)}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.

OptiMOS[™]5 Power-Transistor, 150 V IPB048N15N5



3 Electrical characteristics

at T_j=25 °C, unless otherwise specified

Table 4 Static characteristics

Danish at an	0		Values			N	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	150	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	V _{GS(th)}	3.0	3.8	4.6	V	V _{DS} =V _{GS} , I _D =264 μA	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μA	V _{DS} =120 V, V _{GS} =0 V, T _j =25 °C V _{DS} =120 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	1	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	3.7 4.0	4.8 5.2	mΩ	V _{GS} =10 V, I _D =60 A V _{GS} =8 V, I _D =30 A	
Gate resistance ¹⁾	R _G	-	1.1	1.6	Ω	-	
Transconductance	g fs	59	117	-	S	V _{DS} >2 I _D R _{DS(on)max} , I _D =60 A	

Table 5 Dynamic characteristics

Parameter	Oh a l	Values			11	Nata / Tank Oassalition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance ¹⁾	Ciss	-	6000	7800	pF	V _{GS} =0 V, V _{DS} =75 V, <i>f</i> =1 MHz	
Output capacitance ¹⁾	Coss	-	1500	1950	pF	V _{GS} =0 V, V _{DS} =75 V, <i>f</i> =1 MHz	
Reverse transfer capacitance ¹⁾	C _{rss}	-	34	60	pF	V _{GS} =0 V, V _{DS} =75 V, <i>f</i> =1 MHz	
Turn-on delay time	t _{d(on)}	-	19.6	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =60 A, $R_{\rm G,ext}$ =1.6 Ω	
Rise time	t _r	-	5.3	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =60 A, $R_{\rm G,ext}$ =1.6 Ω	
Turn-off delay time	$t_{ m d(off)}$	-	25.5	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =60 A, $R_{\rm G,ext}$ =1.6 Ω	
Fall time	t _f	-	4.5	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =60 A, $R_{\rm G,ext}$ =1.6 Ω	

Table 6 Gate charge characteristics²⁾

Doromotor	Cymbal	Values			Unit	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q _{gs}	-	33	-	nC	V_{DD} =75 V, I_{D} =60 A, V_{GS} =0 to 10 V	
Gate to drain charge ¹⁾	Q_{gd}	-	16	24	nC	V_{DD} =75 V, I_{D} =60 A, V_{GS} =0 to 10 V	
Switching charge	Q _{sw}	-	26	-	nC	V _{DD} =75 V, I _D =60 A, V _{GS} =0 to 10 V	
Gate charge total ¹⁾	Qg	-	80	100	nC	V _{DD} =75 V, I _D =60 A, V _{GS} =0 to 10 V	
Gate plateau voltage	V _{plateau}	-	5.4	-	V	V _{DD} =75 V, I _D =60 A, V _{GS} =0 to 10 V	
Output charge ¹⁾	Qoss	-	225	299	nC	V _{DD} =75 V, V _{GS} =0 V	

 $^{^{1)}}$ Defined by design. Not subject to production test $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOS[™]5 Power-Transistor, 150 V IPB048N15N5





Table 7 Reverse diode

Dougnatou	Comphal		Values			Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continous forward current	Is	-	-	120	Α	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	480	Α	<i>T</i> _C =25 °C	
Diode forward voltage	V _{SD}	-	0.85	1.1	V	V _{GS} =0 V, I _F =60 A, T _j =25 °C	
Reverse recovery time ¹⁾	t _{rr}	-	60	120	ns	V _R =75 V, I _F =60, di _F /dt=100 A/μs	
Reverse recovery charge ¹⁾	Qrr	-	83	166	nC	V _R =75 V, I _F =60, di _F /dt=100 A/μs	





4 Electrical characteristics diagrams































5 Package Outlines





DIM	MILLIN	ETERS	INCH	IES		
DIM	MIN MAX			MAX		
Α	4.30	4.57	0.169	0.180		
A1	0.00	0.25	0.000	0.010		
b	0.65	0.85	0.026	0.033		
b2	0.95	1.15	0.037	0.045		
С	0.33	0.65	0.013	0.026		
c2	1.17	1.40	0.046	0.055		
D	8.51	9.45	0.335	0.372		
D1	7.10	7.90	0.280	0.311		
E	9.80	10.31	0.386	0.406		
E1	6.50	8.60	0.256	0.339		
е	2.5	54	0.100			
e1	5.0	08	0.200			
N		2	2			
Н	14.61	15.88	0.575	0.625		
L	2.29	3.00	0.090	0.118		
L1	0.70	1.60	0.028	0.063		
L2	1.00	1.78	0.039	0.070		
F1	16.05	16.25	0.632	0.640		
F2	9.30	9.50	0.366	0.374		
F3	4.50	4.70	0.177	0.185		
F4	10.70	10.90	0.421	0.429		
F5	3.65	3.85	0.144	0.152		
F6	1.25	1.45	0.049	0.057		




Figure 1 Outline PG-TO 263-3, dimensions in mm/inches

OptiMOS[™]5 Power-Transistor, 150 V IPB048N15N5



Revision History

IPB048N15N5

Revision: 2018-04-20, Rev. 2.1

Previous Revision

Revision	Date	e Subjects (major changes since last revision)				
2.0	2016-02-05	Release of final version				
2.1	2018-04-20	Update trr, Qrr, tf and td(off)				

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CoolGaN™, CoolMOS™, CoolSeT™, CoolSiC™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, Infineon™, ISOFACE™, IsoPACK™, i-Wafer™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OPTIGA™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, ReverSave™, SatRIC™, SIEGET™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, SPOC™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2018 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.