


N-channel 100 V, 25 mΩ typ., 50 A, STripFET™ II Power MOSFET in a DPAK package

Features





Туре	V _{DS}	R _{DS(on)} max.	I _D
STD40NF10	100 V	28 mΩ	50 A

- · Exceptional dv/dt capability
- 100% avalanche tested
- · Low gate charge

Applications

· Switching applications

Description

This Power MOSFET series has been developed using STMicroelectronics' unique STripFET™ process, which is specifically designed to minimize input capacitance and gate charge. This renders the device suitable for use as primary switch in advanced high-efficiency isolated DC-DC converters for telecom and computer applications, and applications with low gate charge driving requirements.

Product status link				
STD40NF10				
Product summary				
Order code	STD40NF10			
Marking	D40NF10			
Package DPAK				
Packing	Tape and reel			



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	100	V
V _{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	50	Α
ID(.)	Drain current (continuous) at T _C = 100 °C	35	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	200	Α
P _{TOT}	Total dissipation at T _C = 25 °C	125	W
E _{AS} ⁽³⁾	Single-pulse avalanche energy	385	mJ
dv/dt ⁽⁴⁾	Peak diode recovery voltage slope	27	V/ns
T _{stg}	Storage temperature range	-55 to 175	°C
T _j	Operating junction temperature range	-55 to 175	

- 1. This value is limited by wire bonding.
- 2. Pulse width limited by safe operating area.
- 3. Starting T_J = 25 °C, I_D = 50 A, V_{DD} = 25 V
- 4. $I_{SD} \le 50~A,~di/dt \le 600~A/\mu s,~V_{DS} \le V_{(BR)DSS},~T_J \le T_{JMAX}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.2	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	50	°C/W

1. When mounted on an FR-4 board of 1 inch², 2 oz Cu.

DS7037 - Rev 2 page 2/18



2 Electrical characteristics

 T_{CASE} = 25 °C unless otherwise specified

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100			V
		V _{GS} = 0 V, V _{DS} = 100 V			1	μA
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			10	μA
I _{GSS}	Gate body leakage current	V _{DS} = 0 V, V _{GS} = ±20 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DD} = V_{GS}, I_{D} = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 25 A		25	28	mΩ

^{1.} Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 25 V, f = 1 MHz,	-	2180		pF
C _{oss}	Output capacitance	$V_{DS} = 23 \text{ V}, 1 = 1 \text{ Will 12},$ $V_{GS} = 0 \text{ V}$	-	298		pF
C _{rss}	Reverse transfer capacitance	VGS 0 V	-	83.7		pF
Qg	Total gate charge	V _{DD} = 50 V, I _D = 40 A,	-	46.5	62	nC
Q_{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	9		nC
Q_{gd}	Gate-drain charge	(see Figure 13. Test circuit for gate charge behavior)	-	19	25	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_D = 25 \text{ A},$	-	21	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	46	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 12. Test circuit for resistive load switching times and	-	54	-	ns
t _f	Fall time	Figure 17. Switching time waveform)	-	13	-	ns

Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		50	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		200	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 50 A, V _{GS} = 0 V	-		1.5	V

DS7037 - Rev 2 page 3/18



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{rr}	Reverse recovery time	$I_{SD} = 50 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	80		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 25 V, T _J = 150 °C	-	250		nC
I _{RRM}	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	6.4		А


^{1.} Pulse width limited by safe operating area

DS7037 - Rev 2 page 4/18

^{2.} Pulsed: pulse duration = 300 μs, duty cycle 1.5%



2.1 Electrical characteristics (curves)






Figure 3. Output characteristics

HV19280


Vos=10V


90


60

30

4 8 12 16 Vos(V)











DS7037 - Rev 2 page 5/18











DS7037 - Rev 2 page 6/18



3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS7037 - Rev 2 page 7/18



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS7037 - Rev 2 page 8/18



4.1 DPAK (TO-252) type A2 package information

Figure 18. DPAK (TO-252) type A2 package outline



DS7037 - Rev 2 page 9/18



Table 7. DPAK (TO-252) type A2 mechanical data


Dim.		mm	
Dilli.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
е	2.159	2.286	2.413
e1	4.445	4.572	4.699
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°


DS7037 - Rev 2 page 10/18





4.2 DPAK (TO-252) type C2 package information


Figure 19. DPAK (TO-252) type C2 package outline











0068772_C2_25

DS7037 - Rev 2 page 11/18



Table 8. DPAK (TO-252) type C2 mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	2.20	2.30	2.38
A1	0.90	1.01	1.10
A2	0.00		0.10
b	0.72		0.85
b4	5.13	5.33	5.46
С	0.47		0.60
c2	0.47		0.60
D	6.00	6.10	6.20
D1	5.10		5.60
E	6.50	6.60	6.70
E1	5.20		5.50
е	2.186	2.286	2.386
Н	9.80	10.10	10.40
L	1.40	1.50	1.70
L1		2.90 REF	
L2	0.90		1.25
L3		0.51 BSC	
L4	0.60	0.80	1.00
L6		1.80 BSC	
θ1	5°	7°	9°
θ2	5°	7°	9°
V2	0°		8°

DS7037 - Rev 2 page 12/18



Figure 20. DPAK (TO-252) recommended footprint (dimensions are in mm)


FP_0068772_25


DS7037 - Rev 2 page 13/18



4.3 DPAK (TO-252) packing information

Figure 21. DPAK (TO-252) tape outline





AM08852v1

DS7037 - Rev 2 page 14/18



40mm min. access hole at slot location

Tape slot

in core for

tape start 2.5mm min.width

Figure 22. DPAK (TO-252) reel outline

AM06038v1

G measured

at hub

Table 9. DPAK (TO-252) tape and reel mechanical data

Full radius

Таре			Reel		
Dim.	n	nm	Dim.	,	nm
Dilli.	Min.	Max.	Diiii.	Min.	Max.
A0	6.8	7	А		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Bas	e qty.	2500
P1	7.9	8.1	Bul	k qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

DS7037 - Rev 2 page 15/18



Revision history

Table 10. Document revision history

Date	Version	Changes
19-Nov-2010	1	First issue.
		Updated Section 2 Electrical characteristics.
09-Aug-2018	2	Updated Section 4 Package information.
		Minor text changes

DS7037 - Rev 2 page 16/18



Contents

1	Elect	rical ratings	2		
2	2 Electrical characteristics				
	2.1	Electrical characteristics (curves)	5		
3	Test	circuits	7		
4	Package information				
	4.1	DPAK (TO-252) type A2 package information	8		
	4.2	DPAK (TO-252) type C2 package information	. 10		
	4.3	DPAK (TO-252) packing information	. 13		
Rev	evision history				



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS7037 - Rev 2 page 18/18