

AOY66920

100V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGT $^{\text{TM}}$ technology
- Low R_{DS(ON)}
- Logic Level Driving
- Excellent Q_G x R_{DS(ON)} Product (FOM) RoHS and Halogen-Free Compliant

Applications

• High Frequency Switching and Synchronous Rectification

Product Summary


 V_{DS} 100V I_D (at V_{GS}=10V) 70A $R_{DS(ON)}$ (at V_{GS} =10V) < 8.2mΩ < 10.7mΩ $R_{DS(ON)}$ (at V_{GS} =4.5V)


100% UIS Tested 100% Rg Tested



TO251B (IPAK short lead)







	Orderable Part Number	Package Type	Form	Minimum Order Quantity
	AOY66920	TO-251B	Tube	3500
Г				

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V_{DS}	100	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain	T _C =25°C	1	70		
Current ^G	T _C =100°C	I _D	46.5	А	
Pulsed Drain Current ^c		I _{DM}	180		
Continuous Drain	T _A =25°C	1	19.5	Α	
Current	T _A =70°C	IDSM	15.5	–	
Avalanche Current ^C		I _{AS}	38	A	
Avalanche energy	L=0.1mH ^C	E _{AS}	72	mJ	
	T _C =25°C	В	89	10/	
Power Dissipation ^B	T _C =100°C	$-P_{D}$	35.5	– w	
	T _A =25°C	Р	6.2	W	
Power Dissipation ^A	T _A =70°C	P _{DSM}	4.0	vv	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C	

Thermal Characteristics					
Parameter			Тур	Max	Units
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	15	20	°C/W
Maximum Junction-to-Ambient AD	Steady-State		40	50	°C/W
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	1.15	1.4	°C/W



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Тур	Max	Units		
STATIC PARAMETERS								
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V		
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			1	μA		
·DSS		T _J =59	5°C		5	μ/ι		
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V			±100	nA		
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	1.5	2.0	2.5	V		
		V _{GS} =10V, I _D =20A		6.7	8.2	mΩ		
$R_{DS(ON)}$	Static Drain-Source On-Resistance	T _J =129	5°C	11.6	14	11152		
		V_{GS} =4.5V, I_D =20A		8.5	10.7	mΩ		
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_{D}=20A$		65		S		
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.7	1	V		
Is	Maximum Body-Diode Continuous Current				70	Α		
DYNAMIC	CPARAMETERS							
C _{iss}	Input Capacitance			2500		pF		
C _{oss}	Output Capacitance	V_{GS} =0V, V_{DS} =50V, f=1MHz		485		pF		
C _{rss}	Reverse Transfer Capacitance			13		pF		
R_g	Gate resistance	f=1MHz	0.5	1.1	1.7	Ω		
SWITCH	NG PARAMETERS							
Q _g (10V)	Total Gate Charge			35	50	nC		
Q _g (4.5V)	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, I _D =20A		16.7	25	nC		
Q_{gs}	Gate Source Charge	VGS-10V, VDS-30V, ID-20A		8		nC		
Q_{gd}	Gate Drain Charge			5		nC		
Q _{oss}	Output Charge	V_{GS} =0V, V_{DS} =50V		44		nC		
t _{D(on)}	Turn-On DelayTime			10		ns		
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2.5 Ω	.,	4		ns		
t _{D(off)}	Turn-Off DelayTime	$R_{GEN}=3\Omega$		31		ns		
t _f	Turn-Off Fall Time			6		ns		
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs		34		ns		
Q_{rr}	Body Diode Reverse Recovery Charge	e I _F =20A, di/dt=500A/μs		170		nC		

A. The value of R_{0JA} is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{0JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =150° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{JIMAXI}=150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}$ C.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



 $V_{\rm DS}$ (Volts) Figure 1: On-Region Characteristics (Note E)



5

10

0


 $\rm I_{\rm D}$ (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

20


25

30


15




V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{GS} (Volts)
Figure 2: Transfer Characteristics (Note E)



Temperature (°C) Figure 4: On-Resistance vs. Junction Temperature (Note E)



V_{SD} (Volts)
Figure 6: Body-Diode Characteristics (Note E)




0.1

0.01 1E-05

0.0001

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

0.1

Single Pulse

0.01

0.001

P_{DM}


10

100


1000




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C) Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s) Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

