

AOUS66923

100V N-Channel AlphaSGT[™]

General Description

- Trench Power AlphaSGT[™] technology
- $\bullet \ Low \ R_{DS(ON)}$
- Logic Level Driving
- Excellent Q_G x R_{DS(ON)} Product (FOM)
- Spike Optimized Process
- RoHS and Halogen-Free Compliant

Applications

• High Frequency Switching and Synchronous Rectification


Product Summary


 $\begin{array}{lll} V_{DS} & 100V \\ I_{D} \; (at \, V_{GS} \! = \! 10V) & 58A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10V) & < 11 m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 4.5V) & < 15 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested



UltraSO-8™ Top View Bottom View





Orderable Part Number Pack		age Type	For	Form		Minimum Order Quantity			
AOUS66923 U		Ult	ra SO8	Tape &	Tape & Reel		3000		
Absolute Maximum	Ratings T _A =2	25°C unless	otherwise no	ted					
Parameter			Symbol	Ma	aximum		Units		
Drain-Source Voltage			V_{DS}	100			V		
Gate-Source Voltage			V_{GS}	±20			V		
Continuous Drain Current	T _C =25°C		I.		58				
	T _C =100°C		I _D		36.5		А		
Pulsed Drain Current ^C		I _{DM}		130					
Continuous Drain	T _A =25°C				16.5		Α		
Current	T _A =70°C		IDSM		13.5		^		
Avalanche Current ^C			I _{AS}		30		Α		
Avalanche energy L=0.1mH ^C		С	E _{AS}		45		mJ		
	T _C =25°C T _C =100°C		P _D		73		W		
Power Dissipation ^B					29				
	$\begin{array}{c} T_A=25^{\circ}C \\ \hline T_A=70^{\circ}C \end{array}$		P _{DSM} —		6.2		- w		
Power Dissipation A					4.0				
Junction and Storage Temperature Range			T _J , T _{STG}	-5	-55 to 150		°C		
Thermal Characteris	stics		1 1		1				
Parameter			Symbol	Тур		Max	Units		
Maximum Junction-to-Ambient A t ≤ 10s		$R_{\theta JA}$	15		20	°C/W			
Maximum Junction-to-Ambient AD Steady-S		Steady-State	· · · · · · · · · · · ·	40		50	°C/W		
Maximum Junction-to-Case Steady-State		$R_{\theta JC}$	1.35		1.7	°C/W			



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Parameter Conditions				Max	Units
STATIC I	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		100			V
I _{DSS}	Zero Gate Voltage Drain Current	V_{DS} =100V, V_{GS} =0V			1	μA	
	Zero Gate Voltage Drain Current		T _J =55°C			5	μΛ
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		1.6	2.1	2.6	V
R _{DS(ON)}		V_{GS} =10V, I_D =20A			9.2	11	mΩ
	Static Drain-Source On-Resistance		T _J =125°C		16	19.5	11152
		V_{GS} =4.5V, I_D =20A			11.7	15	mΩ
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =20A		50		S	
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.72	1	V
Is	Maximum Body-Diode Continuous Cur				58	Α	
DYNAMI	C PARAMETERS		•			•	
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, f=1MHz			1725		pF
C _{oss}	Output Capacitance				360		pF
C _{rss}	Reverse Transfer Capacitance				7.5		pF
R_g	Gate resistance	f=1MHz		0.3	0.8	1.3	Ω
SWITCH	NG PARAMETERS		-		-	-	
Q _g (10V)	Total Gate Charge				25	35	nC
Q _g (4.5V)	Total Gate Charge	\/ _10\/ \/ _50\/	V 10V V 50V I 20A		12.5	18	nC
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =50V, I_{D} =20A			6		nC
Q_{gd}	Gate Drain Charge			3.5		nC	
Q _{oss}	Output Charge	V_{GS} =0V, V_{DS} =50V			30		nC
t _{D(on)}	Turn-On DelayTime				8.5		ns
t _r	Turn-On Rise Time	V _{GS} =10V, V _{DS} =50V, I	$R_L=2.5\Omega$,		3		ns
t _{D(off)}	Turn-Off DelayTime	R_{GEN} =3 Ω			23		ns
t _f	Turn-Off Fall Time			3.5		ns	
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μ		41		ns	
Q_{rr}	Body Diode Reverse Recovery Charge	_e I _F =20A, di/dt=500A/μ		156		nC	

A. The value of R_{BJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^{\circ}$ C. The Power dissipation P_{DSM} is based on R _{8JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev.1.0: April 2018 Page 2 of 6 www.aosmd.com

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(\text{MAX})}\!\!=\!\!150^\circ\,$ C.

D. The $R_{\text{\tiny BJA}}$ is the sum of the thermal impedance from junction to case $R_{\text{\tiny BJC}}$ and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating. G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 $\rm I_D \, (A)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)



Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Figure D: Diode Recovery Test Circuit & Waveforms



Rev.1.0: April 2018 **www.aosmd.com** Page 6 of 6