

AOT66613L/AOB66613L

60V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGT[™] technology
- Low R_{DS(ON)}
- Excellent Gate Charge x R_{DS(ON)} Product (FOM)
- RoHS and Halogen-Free Compliant

Product Summary


 $\begin{array}{ll} V_{DS} & 60V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 120A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 2.5 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 8V) & < 3.0 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested



Applications

- High Frequency Switching and Synchronous Rectification
- BLDC



Orderable Part Number	Package Type	Form	Minimum Order Quantity			
AOT66613L	TO-220	Tube	1000			
AOB66613L	TO-263	Tape & Reel	800			

Absolute Maximum Ratings T_A=25°C unless otherwise noted Symbol Maximum Units **Parameter** Drain-Source Voltage 60 ٧ V_{DS} Gate-Source Voltage ±20 ٧ T_C=25°C 120 Continuous Drain I_D Current ^G T_C=100°C 120 Α Pulsed Drain Current 480 I_{DM} Continuous Drain $T_A=25$ °C 44.5 Α I_{DSM} Current T_A=70°C 35.5 Avalanche Current C 48 Α I_{AS} Avalanche energy L=0.3mH 346 mJ E_{AS} T_C=25°C 260 P_D W Power Dissipation B T_C=100°C 104 T_A=25°C 8.3 Power Dissipation A P_{DSM} W T_A=70°C 5.3 °C Junction and Storage Temperature Range -55 to 150 T_J, T_{STG}

Thermal Characteristics								
Parameter		Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta,JA}$	12	15	°C/W			
Maximum Junction-to-Ambient AD	Steady-State	N _θ JA	50	60	°C/W			
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.4	0.48	°C/W			



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
STATIC I	PARAMETERS							
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		60			V	
I _{DSS} Zero Gate Voltage Drain Current	V _{DS} =60V, V _{GS} =0V				1	μA		
			T _J =55°C			5	·	
I _{GSS}	Gate-Body leakage current	$V_{DS}=0V, V_{GS}=\pm 20V$				±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		2.3	2.85	3.5	V	
		V_{GS} =10V, I_D =20A			2.0	2.5	mΩ	
$R_{DS(ON)}$	Static Drain-Source On-Resistance		T _J =125°C		3.0	3.8	11132	
		V_{GS} =8V, I_D =20A			2.2	3.0	mΩ	
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =20A			100		S	
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.7	1	V	
I _S	Maximum Body-Diode Continuous Current ^G					120	Α	
DYNAMI	C PARAMETERS		•		-			
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =30V, f=1MHz			5300		pF	
Coss	Output Capacitance				1500		pF	
C _{rss}	Reverse Transfer Capacitance				50		pF	
R_g	Gate resistance	f=1MHz		0.4	0.9	1.4	Ω	
SWITCH	ING PARAMETERS							
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =30V, I _D =20A			78	110	nC	
Q_{gs}	Gate Source Charge				20		nC	
Q_{gd}	Gate Drain Charge				20		nC	
Q _{oss}	Output Charge	$V_{GS}=0V, V_{DS}=30V$			92		nC	
t _{D(on)}	Turn-On DelayTime				23		ns	
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =30V, R_L =1.5 Ω , R_{GEN} =3 Ω			21		ns	
t _{D(off)}	Turn-Off DelayTime				40		ns	
t _f	Turn-Off Fall Time				13		ns	
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			30		ns	
Q_{rr}	Body Diode Reverse Recovery Charge	_{Je} I _F =20A, di/dt=500A/μs			135		nC	

A. The value of R_{aJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{aJA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN.FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =150° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}$ C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



 V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)



 $V_{\rm GS}$ (Volts) Figure 2: Transfer Characteristics (Note E)



 $I_{\rm D}$ (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)






Figure 4: On-Resistance vs. Junction Temperature (Note E)




V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C) Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

 Rev.1.0: March 2019
 www.aosmd.com
 Page 5 of 6

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.0: March 2019 www.aosmd.com Page 6 of 6