

AOD2910E

100V N-Channel MOSFET

General Description

- Trench Power MV MOSFET technology
- $\bullet \ Low \ R_{DS(ON)}$
- · Low Gate Charge
- ESD protected
- Optimized for fast-switching applications

 V_{DS} 100V I_D (at V_{GS}=10V) 37A R_{DS(ON)} (at V_{GS}=10V) $< 23 m\Omega$ $R_{DS(ON)}$ (at V_{GS} =4.5V) < 33mΩ

Typical ESD protection

Product Summary

100% UIS Tested 100% Rg Tested

HBM Class 2





Applications

Synchronous Rectification in DC/DC and AC/DC Converters

Industrial and Motor Drive applications

TO252 DPAK





Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOD2910E	TO-252	Tape & Reel	2500

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage Gate-Source Voltage		V _{DS}	100	V	
		V _{GS}	±20	V	
Continuous Drain	T _C =25°C	1	37		
Current	T _C =100°C	I _D	26	A	
Pulsed Drain Curren	t ^C	I _{DM}	70		
Continuous Drain	T _A =25°C		11	A	
Current	T _A =70°C	IDSM	9	^	
Avalanche Current ^C		I _{AS}	14	A	
Avalanche energy	L=0.1mH	E _{AS}	10	mJ	
V _{DS} Spike	10µs	V _{SPIKE}	120	V	
	T _C =25°C	P _D	71.5	W	
Power Dissipation ^B	T _C =100°C	' D	35.5	VV	
	T _A =25°C	Ь	6.2	w	
Power Dissipation ^A	T _A =70°C	P _{DSM}	4.0		
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C	

Thermal Characteristics						
Parameter		Symbol Typ		Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	1.7	2.1	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC I	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		100			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V				1	μA
			T _J =55°C			5	μΛ
I_{GSS}	Gate-Body leakage current	$V_{DS}=0V$, $V_{GS}=\pm20V$				±10	μΑ
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		1.6	2.15	2.7	V
		V_{GS} =10V, I_D =20A			18.5	23	mΩ
R _{DS(ON)}	Static Drain-Source On-Resistance		T _J =125°C		33	42	
		V_{GS} =4.5V, I_D =16A			23.5	33	mΩ
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =20A			40		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.72	1	V
Is	Maximum Body-Diode Continuous Cur	rent			37	Α	
DYNAMI	C PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, f=1MHz			1200		pF
Coss	Output Capacitance				93		pF
C_{rss}	Reverse Transfer Capacitance			6.3		pF	
R_g	Gate resistance	f=1MHz		0.5	1.0	1.5	Ω
SWITCH	ING PARAMETERS						
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, I _D =20A			16.5	25	nC
Q _g (4.5V)	Total Gate Charge				8	14	nC
Q_{gs}	Gate Source Charge				3.5		nC
Q_{gd}	Gate Drain Charge				2.5		nC
$t_{D(on)}$	Turn-On DelayTime				6		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2.5 Ω , R_{GEN} =3 Ω			3		ns
t _{D(off)}	Turn-Off DelayTime				22		ns
t _f	Turn-Off Fall Time				3		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			25		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs			120		nC

A. The value of R_{BJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_{A} =25° C. The Power dissipation P_{DSM} is based on R_{BJA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

- C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =175° C.

- D. The R_{0JA} is the sum of the thermal impedance from junction to case R_{0JC} and case to ambient.

 E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

 F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.
- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C.


APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale


B. The power dissipation P_D is based on $T_{J(MAX)}=175^\circ$ C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 ${
m I_D}\left({
m A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




50 40 Current rating I_D (A) 30 20 10 0 25 50 100 125 175 0 75 150

T_{CASE} (° C)
Figure 12: Power De-rating (Note F)

T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

www.aosmd.com Rev.1.1: September 2023 Page 5 of 6

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Figure D: Diode Recovery Test Circuit & Waveforms



Rev.1.1: September 2023 **www.aosmd.com** Page 6 of 6