

OptiMOS™-5 Power-Transistor





Features

- OptiMOS™ power MOSFET for automotive applications
- N-channel Enhancement mode Logic Level
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- Green product (RoHS compliant)
- 100% Avalanche tested

Quality Features

- Infineon Automotive Quality
- Extended qualification beyond AEC Q101
- Enhanced testing
- · Advanced adhesion against delamination
- · Complementary testing for board level reliability









Туре	Package	Marking
IAUZ20N08S5L300	PG-TSDSON-8	5N8L300


Maximum ratings, at T_i =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continous drain current	I _D	T _C =25°C, V _{GS} =10V	20	А
		T _C =100 °C, V _{GS} =10 V ¹⁾	14	
Pulsed drain current ¹⁾	I _{D,pulse}	T _C =25°C	80	
Avalanche energy, single pulse ¹⁾	E _{AS}	I _D =10 A	20	mJ
Avalanche current, single pulse	IAS	-	10	А
Gate source voltage	V_{GS}	-	±20	V
Power dissipation	P_{tot}	T _C =25 °C	30	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$	-	-55 +175	°C
IEC climatic category; DIN IEC 68-1	-	-	55/175/56	

Product Summary

V _{DS}	80	V
R _{DS(on)}	30	mΩ
I _D	20	Α







Parameter	Symbol	Conditions	Values		Unit		
			min.	typ.	max.		
Thermal characteristics ¹⁾							
Thermal resistance, junction - case	R_{thJC}	-	-	-	5	K/W	
Thermal resistance, junction - ambient ²⁾	R _{thJA}	-	-	40	-		

Electrical characteristics, at T_j =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	$V_{(BR)DSS}$	V _{GS} =0 V, I _D =1 mA	80	ı	1	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS}=V_{\rm GS}, I_{\rm D}=8~\mu{\rm A}$	1.2	1.6	2.0	
Zero gate voltage drain current	I _{DSS}	$V_{\rm DS} = 80 \text{ V}, V_{\rm GS} = 0 \text{ V}, $ $T_{\rm j} = 25 \text{ °C}$	1	1	1	μA
		$V_{\rm DS}$ =80 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =85 °C ¹⁾	1	-	100	
Gate-source leakage current	I _{GSS}	V _{GS} =20 V, V _{DS} =0 V	-	-	100	nA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =4.5 V, I _D =10 A	-	29.8	41.0	mΩ
		V _{GS} =10 V, I _D =10 A	ı	22.4	30	
Gate resistance ¹⁾	R_{G}			0.9	-	Ω



Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Dynamic characteristics ¹⁾						
Input capacitance	Ciss		-	461	599	pF
Output capacitance	Coss	V _{GS} =0 V, V _{DS} =40 V, f=1 MHz	-	83	108	
Reverse transfer capacitance	C _{rss}		-	7.7	11.6	
Turn-on delay time	$t_{\rm d(on)}$		-	2	-	ns
Rise time	t _r	V _{DD} =40 V, V _{GS} =10 V,	-	1	-	
Turn-off delay time	$t_{\rm d(off)}$	$I_{\rm D}$ =20 A, $R_{\rm G}$ =3.5 Ω	-	5	-	
Fall time	t_{f}]	-	3	-	
Gate Charge characteristics ¹⁾	ı			T		
Gate to source charge	Q _{gs}]	-	1.5	1.9	nC
Gate to drain charge	Q_{gd}	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =10 A, $V_{\rm GS}$ =0 to 10 V	-	1.8	2.7	
Gate charge total	Qg		-	8.1	10.5	
Gate plateau voltage	V _{plateau}		-	3.2	-	V
Reverse Diode						
Diode continous forward current ¹⁾	Is	- T _C =25 °C	-	-	20	А
Diode pulse current ¹⁾	I _{S,pulse}		-	-	43	
Diode forward voltage	V_{SD}	V _{GS} =0 V, I _F =10 A, T _j =25 °C	-	0.9	1.2	V
Reverse recovery time ¹⁾	t _{rr}	V _R =40 V, I _F =20A, di _F /dt=100 A/μs	-	29	-	ns
Reverse recovery charge ¹⁾	Q _{rr}		-	20	-	nC

¹⁾ The parameter is not subject to production test - verified by design/chracterization.

²⁾ Device on four layer 2s2p PCB defined in accordance with JEDEC standards (JESD51-5-7). PCB is vertical in still air.




1 Power dissipation

$P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} \ge 6 \text{ V}$

35 30 25 20 20 15

2 Drain current

$$I_D = f(T_C); V_{GS} \ge 6 \text{ V}$$



3 Safe operating area

$$I_D = f(V_{DS}); T_C = 25 \text{ °C}; D = 0$$

50

100

*T*_C [°C]

150

200

parameter: t_p

10


5


0

4 Max. transient thermal impedance

$$Z_{\text{thJC}} = f(t_{p})$$

parameter: $D=t_p/T$








5 Typ. output characteristics

 $I_D = f(V_{DS}); T_i = 25 \text{ °C}$


parameter: V_{GS}



6 Typ. drain-source on-state resistance

 $R_{DS(on)} = (I_D); T_j = 25 \, ^{\circ}C$


parameter: V_{GS}



7 Typ. transfer characteristics


 $I_D = f(V_{GS}); V_{DS} = 6V$

parameter: $T_{\rm j}$



8 Typ. drain-source on-state resistance

$$R_{DS(on)} = f(T_j); I_D = 10 \text{ A}; V_{GS} = 10 \text{ V}$$






9 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

parameter: I_D

10 Typ. capacitances

 $C = f(V_{DS}); V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$





11 Typical forward diode characteristicis


 $IF = f(V_{SD})$


parameter: $T_{\rm j}$

12 Typ. avalanche characteristics

 $I_{AS} = f(t_{AV})$

parameter: $T_{j(start)}$








13 Typical avalanche energy


 $E_{AS} = f(T_i)$

parameter: I_D

14 Drain-source breakdown voltage

$$V_{BR(DSS)} = f(T_j); I_{D_{typ}} = 1 \text{ mA}$$







15 Typ. gate charge

 $V_{GS} = f(Q_{gate}); I_D = 10 A pulsed$

parameter: V_{DD}




16 Gate charge waveforms





PG-TSDSON-8: Outline





0.34

0.65

0.45

Solder Mask

0.34

Stencil Apertures


0.24

0.24

0.41

Dimensions in mm

Packaging





Published by Infineon Technologies AG 85579 Neubiberg, Germany

© Infineon Technologies AG 2019 All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life.

If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.