

MOSFET

OptiMOS[™] Power-Transistor, 60 V


Features


- Optimized for synchronous rectification100% avalanche testedSuperior thermal resistance

- N-channel, normal level
- Qualified according to JEDEC¹⁾ for target applications
 Pb-free lead plating; RoHS compliant
 Halogen-free according to IEC61249-2-21



rabio i rioj i oriorinarioo i aramotoro							
Parameter	Value	Unit					
V _{DS}	60	V					
$R_{DS(on),max}$	1.0	mΩ					
I _D	180	A					
Qoss	228	nC					
Q _G (0V10V)	208	nC					











Type / Ordering Code	Package	Marking	Related Links
IPB010N06N	PG-TO263-7	010N06N	-

OptiMOS[™] Power-Transistor, 60 V



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	0
Revision History	1
Trademarks 1	1
Disclaimer	1

OptiMOS[™] Power-Transistor, 60 V . IPB010N06N



1 Maximum ratings at T_j = 25 °C, unless otherwise specified

Table 2 Maximum ratings

Danamatan	Ob. o.l.	Values					
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current	I _D	- - -	-	180 180 45	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C, $R_{\rm thJA}$ =40 K/W ¹⁾	
Pulsed drain current ²⁾	I _{D,pulse}	-	-	720	Α	T _C =25 °C	
Avalanche energy, single pulse ³⁾	E AS	-	-	1600	mJ	I _D =100 A, R _{GS} =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	300	W	T _C =25 °C	
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56	

2 Thermal characteristics

Table 3 **Thermal characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition	
raiailletei	Symbol	Min.	Тур.	Max.	Ullit	Note / Test Condition	
Thermal resistance, junction - case	R _{thJC}	-	0.3	0.5	K/W	-	
Device on PCB, minimal footprint	R _{thJA}	-	-	62	K/W	-	
Device on PCB, 6 cm ² cooling area ¹⁾	R _{thJA}	-	-	40	K/W	-	
Soldering temperature, wave and reflow soldering are allowed	T _{sold}	-	-	260	°C	Reflow MSL1	

 $^{^{1)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air. $^{2)}$ See figure 3 for more detailed information $^{3)}$ See figure 13 for more detailed information



3 Electrical characteristics

Table 4 Static characteristics

D	0	Values					
Parameter	Symbol	Min. Typ.		Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	60	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	2.1	2.8	3.3	V	V _{DS} =V _{GS} , I _D =280 μA	
Zero gate voltage drain current	I _{DSS}	-	0.5 10	1 100	μΑ	V _{DS} =60 V, V _{GS} =0 V, T _j =25 °C V _{DS} =60 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	0.8 1.0	1.0 1.5	mΩ	V _{GS} =10 V, I _D =100 A V _{GS} =6 V, I _D =25 A	
Gate resistance ¹⁾	R _G	-	1.8	2.7	Ω	-	
Transconductance	g fs	160	310	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 100 A$	

Table 5 Dynamic characteristics¹⁾

Davamatav	Syran had	Values			l lmi4		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance	C _{iss}	-	15000	18750	pF	V _{GS} =0 V, V _{DS} =30 V, f=1 MHz	
Output capacitance	Coss	-	3400	4250	pF	V _{GS} =0 V, V _{DS} =30 V, <i>f</i> =1 MHz	
Reverse transfer capacitance	C _{rss}	-	130	260	pF	V _{GS} =0 V, V _{DS} =30 V, f=1 MHz	
Turn-on delay time	$t_{ m d(on)}$	-	37	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =3 Ω	
Rise time	t _r	-	36	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =3 Ω	
Turn-off delay time	$t_{ m d(off)}$	-	74	-	ns	$V_{\rm DD} = 30 \text{ V}, V_{\rm GS} = 10 \text{ V}, I_{\rm D} = 100 \text{ A}, R_{\rm G,ext} = 3 \Omega$	
Fall time	t _f	-	23	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =3 Ω	

Table 6 Gate charge characteristics²⁾

Parameter	Symbol		Values			Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q _{gs}	-	65	-	nC	V _{DD} =30 V, I _D =100 A, V _{GS} =0 to 10 V	
Gate charge at threshold	$Q_{g(th)}$	-	46	-	nC	V _{DD} =30 V, I _D =100 A, V _{GS} =0 to 10 V	
Gate to drain charge ¹⁾	Q _{gd}	-	37	49	nC	V_{DD} =30 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Switching charge	Q _{sw}	-	56	-	nC	V_{DD} =30 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Gate charge total ¹⁾	Qg	-	208	243	nC	V_{DD} =30 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Gate plateau voltage	$V_{ m plateau}$	-	4.2	-	V	V_{DD} =30 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Gate charge total, sync. FET	Q _{g(sync)}	-	184	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 10 V	
Output charge ¹⁾	Q _{oss}	-	228	285	nC	V _{DD} =30 V, V _{GS} =0 V	

 $^{^{1)}}$ Defined by design. Not subject to production test $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOSTM Power-Transistor, 60 V





Table 7 Reverse diode

Devementar	Cymphal	Values			11:4	Nata / Tank Can diking	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	Is	-	-	180	Α	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	720	Α	T _C =25 °C	
Diode forward voltage	V _{SD}	-	0.9	1.2	V	V _{GS} =0 V, I _F =100 A, T _j =25 °C	
Reverse recovery time ¹⁾	<i>t</i> _{rr}	-	87	139	ns	V _R =30 V, I _F =100A, di _F /dt=100 A/μs	
Reverse recovery charge	Qrr	-	144	-	nC	V _R =30 V, I _F =100A, di _F /dt=100 A/μs	





4 Electrical characteristics diagrams































5 Package Outlines





DIM MILLIM		IETERS	INC	HES	
DIM	MIN MAX		MIN	MAX	
Α	4.30	4.57	0.169	0.180	
A1	0.00	0.25	0.000	0.010	
Ь	0.50	0.70	0.020	0.028	
b2	0.50	1.00	0.020	0.039	
С	0.33	0.65	0.013	0.026	
c2	1.17	1.40	0.046	0.055	
D	8.51	9.45	0.335	0.372	
D1	6.90	7.90	0.272	0.311	
E	9.80	10.31 0.386		0.406	
E1	6.50	8.60	0.256	0.339	
е	1.	27	0.0	50	
N		6		6	
Н	14.61	15.88	0.575	0.625	
L	2.29	3.00	0.090	0.118	
L1	0.70	1.60	0.028	0.063	
L2	1.00	1.78	0.039	0.070	
F1	16.05	16.25	0.632	0.640	
F2	9.30	9.50	0.366	0.374	
F3	4.50	4.70 0.177		0.185	
F4	10.70	10.90	10.90 0.421		
F5	0.37	0.57	0.015	0.022	
F6	0.70	0.90	0.028	0.035	




Figure 1 Outline PG-TO263-7, dimensions in mm/inches

OptiMOS[™] Power-Transistor, 60 V IPB010N06N



Revision History

IPB010N06N

Revision: 2016-01-18, Rev. 2.4

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.3	2014-10-03	Rev. 2.3
2.4	2016-01-18	Update package outline

Trademarks of Infineon Technologies AG

 $AURIX^{\intercal}, C166^{\intercal}, CanPAK^{\intercal}, CIPOS^{\intercal}, CoolGaN^{\intercal}, CoolMOS^{\intercal}, CoolSet^{\intercal}, CoolSet^{\intercal}, CoolSet^{\intercal}, Corecontrol^{\intercal}, Crossave^{\intercal}, Dave^{\intercal}, Di-Pol^{\intercal}, DrBlade^{\intercal}, EasyPIM^{\intercal}, EconoBRIDGE^{\intercal}, EconoDual^{\intercal}, EconoPiM^{\intercal}, EiceDRIVER^{\intercal}, eupec^{\intercal}, FCOS^{\intercal}, HITFET^{\intercal}, HybridPack^{\intercal}, Infineon^{\intercal}, ISOFACE^{\intercal}, IsoPack^{\intercal}, i-Wafer^{\intercal}, MIPAQ^{\intercal}, ModSTack^{\intercal}, my-d^{\intercal}, NovalithIC^{\intercal}, OmniTune^{\intercal}, OPTIGA^{\intercal}, OptiMOS^{\intercal}, ORIGA^{\intercal}, POWERCODE^{\intercal}, PRIMARION^{\intercal}, PrimePack^{\intercal}, PrimeStack^{\intercal}, PROFET^{\intercal}, PRO-SIL^{\intercal}, RASIC^{\intercal}, REAL3^{\intercal}, ReverSave^{\intercal}, SatRIC^{\intercal}, SIEGET^{\intercal}, SIPMOS^{\intercal}, SmartLEWIS^{\intercal}, SOLID FLASH^{\intercal}, SPOC^{\intercal}, TEMPFET^{\intercal}, thinQ!^{\intercal}, TRENCHSTOP^{\intercal}, TriCore^{\intercal}.$

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2015 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.