

AON6162

60V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGTTM technology

- Low R_{DS(ON)}
 Low Gate Charge
 RoHS and Halogen-Free Compliant

Applications

• Secondary Synchronous Rectification MOSFET for Server and Telecom


Product Summary

60V I_D (at V_{GS} =10V) 100A R_{DS(ON)} (at V_{GS}=10V) < 2.1mΩ < 2.9mΩ $R_{DS(ON)}$ (at V_{GS} =6V)


100% UIS Tested 100% Rg Tested




DFN5x6









Orderable Part Number Package Type		Form	Minimum Order Quantity
AON6162	DFN 5x6	Tape & Reel	3000

Absolute Maximum Ratings T _A =25°C unless otherwise noted						
Parameter		Symbol	Maximum	Units		
Drain-Source Voltage		V _{DS}	60	V		
Gate-Source Voltage		V _{GS}	±20	V		
Continuous Drain	T _C =25°C		100			
Current ^G	T _C =100°C	I _D	100	A		
Pulsed Drain Current C		I _{DM}	400			
Continuous Drain	T _A =25°C		44.5	^		
Current	T _A =70°C	IDSM	35.5	A		
Avalanche Current C		I _{AS}	53	Α		
Avalanche energy	L=0.3mH ^C	E _{AS}	421	mJ		
V _{DS} Spike ¹	10µs	V _{SPIKE}	72	V		
	T _C =25°C		215	10/		
Power Dissipation ^B	T _C =100°C	P _D	86	— W		
	T _A =25°C	Ь	7.3	10/		
Power Dissipation ^A	T _A =70°C	P _{DSM}	4.7	W		
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C		

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	14	17	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.43	0.58	°C/W	



Electrical Characteristics (T_{.I}=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		60			V
I _{DSS}	Zero Gate Voltage Drain Current	V_{DS} =60V, V_{GS} =0V				1	μА
			T _J =55°C			5	
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS, I_D}=250\mu A$		2.1	2.6	3.2	V
		V _{GS} =10V, I _D =20A			1.75	2.1	0
R _{DS(ON)}	Static Drain-Source On-Resistance		T _J =125°C		2.75	3.3	mΩ
		$V_{GS}=6V$, $I_D=20A$			2.25	2.9	mΩ
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_{D}=20A$			100		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.67	1	V
I _S	G					100	Α
DYNAMI	C PARAMETERS		•		-		-
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =30V, f=1MHz			4850		pF
Coss	Output Capacitance				1700		pF
C_{rss}	Reverse Transfer Capacitance				130		pF
R_g	Gate resistance	f=1MHz		0.3	0.7	1.2	Ω
SWITCH	ING PARAMETERS		•		-		-
Q _g (10V)	Total Gate Charge				70	100	nC
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =30V,	V_{GS} =10V, V_{DS} =30V, I_{D} =20A		21		nC
Q_{gd}	Gate Drain Charge	1			16		nC
Q _{oss}	Output Charge	$V_{GS}=0V, V_{DS}=30V$			84		nC
t _{D(on)}	Turn-On DelayTime				16		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =30V, R_L =1.5 Ω , R_{GEN} =3 Ω			9		ns
$t_{D(off)}$	Turn-Off DelayTime				36		ns
t _f	Turn-Off Fall Time				11		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			30		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs			150		nC

A. The value of R_{0JA} is measured with the device mounted on 1in^2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{0JA} 1≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

Rev.1.1: September 2023 **www.aosmd.com** Page 2 of 6

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}\!=\!150^\circ\,$ C.

D. The R_{BJA} is the sum of the thermal impedance from junction to case R_{BJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}=150^{\circ}$ C. The SOA curve provides a single pulse rating.


G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.


I. The spike duty cycle 5% max, limited by junction temperature $\rm T_{J(MAX)}\!\!=\!\!125\,^\circ\,$ C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




I_D (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{GS} (Volts)
Figure 2: Transfer Characteristics (Note E)




Temperature (°C)
Figure 4: On-Resistance vs. Junction
Temperature (Note E)




V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



 $\mathbf{Q_g} \text{ (nC)}$ Figure 7: Gate-Charge Characteristics



 $V_{\rm DS}$ (Volts) Figure 8: Capacitance Characteristics






Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Pulse Width (s)
Figure 10: Single Pulse Power Rating Junction-toCase (Note F)




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C) Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)



Figure A: Gate Charge Test Circuit & Waveforms






Figure B: Resistive Switching Test Circuit & Waveforms









Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms

