

# AOD2146 40V N-Channel AlphaSGT™

# **General Description**

- Trench Power AlphaSGT<sup>™</sup> technology
- Low R<sub>DS(ON)</sub>
- Low Gate Charge
- Optimized Ruggedness
- RoHS and Halogen-Free Compliant

• DC Motor Driver

**Applications** 

• Synchronous Rectification in DC/DC and AC/DC Converters

### **Product Summary**


 $V_{\text{DS}} \\$ 40V  $I_D$  (at  $V_{GS}$ =10V) 54A R<sub>DS(ON)</sub> (at V<sub>GS</sub>=10V) < 3.1mΩ  $R_{DS(ON)}$  (at  $V_{GS}$ =4.5V) < 4.2mΩ


100% UIS Tested 100% Rg Tested



# TO-252 DPAK

Top View **Bottom View** 





Orderable Part Number	Package Type	Form	Minimum Order Quantity				
AOD2146	TO-252	Tape & Reel	2500				
Absolute Maximum Ratings T <sub>A</sub> =25°C unless otherwise noted							
Parameter	Symbol	Maximum	Units				
Drain-Source Voltage	$V_{DS}$	40	V				

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	40	V	
Gate-Source Voltage		$V_{GS}$	±20	V	
Continuous Drain	T <sub>C</sub> =25°C		54		
Current <sup>G</sup>	T <sub>C</sub> =100°C	I <sub>D</sub>	54	Α	
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	215	]	
Continuous Drain Current	T <sub>A</sub> =25°C		34.5	A	
	T <sub>A</sub> =70°C	IDSM	27.5	7	
Avalanche Current <sup>C</sup>		I <sub>AS</sub>	38	Α	
Avalanche energy L=0.3mH <sup>C</sup>		E <sub>AS</sub>	217	mJ	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =25°C	Р	100	W	
	T <sub>C</sub> =100°C	— P <sub>□</sub>	40	- vv	
Power Dissipation <sup>A</sup>	T <sub>A</sub> =25°C	В	6.2	10/	
	T <sub>A</sub> =70°C	P <sub>DSM</sub>	4.0	W	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C	

Thermal Characteristics					
Parameter		Symbol	Тур	Max	Units
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	15	20	°C/W
Maximum Junction-to-Ambient AD	Steady-State	ГС⊕ЈД	40	50	°C/W
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	1.0	1.25	°C/W



# Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC F	PARAMETERS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D$ =250 $\mu$ A, $V_{GS}$ =0V	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V				V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V				1	μA
			T <sub>J</sub> =55°C			5	μΑ
$I_{GSS}$	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$		1.5	1.95	2.5	V
	Static Drain-Source On-Resistance	$V_{GS}$ =10V, $I_D$ =20A			2.5	3.1	mΩ
R <sub>DS(ON)</sub>			T <sub>J</sub> =125°C		3.8	4.7	
		$V_{GS}$ =4.5V, $I_D$ =20A			3.3	4.2	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_D$ =20A	V <sub>DS</sub> =5V, I <sub>D</sub> =20A		100		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V			0.68	1	V
Is	Maximum Body-Diode Continuous Cur	ous Current <sup>G</sup>				54	Α
DYNAMIC	PARAMETERS						
C <sub>iss</sub>	Input Capacitance			3830		pF	
Coss	Output Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =20V, f=1MHz			630		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				45		pF
$R_g$	Gate resistance	f=1MHz		1	2	3	Ω
SWITCHI	NG PARAMETERS	•			•	•	•
Q <sub>g</sub> (10V)	Total Gate Charge				50	70	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge	\/ =10\/ \/ =20\/	V =10V V =20V L=20A		20	30	nC
$Q_{gs}$	Gate Source Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =20V, I <sub>D</sub> =20A			13.5		nC
$Q_{gd}$	Gate Drain Charge				3		nC
Q <sub>oss</sub>	Output Charge	V <sub>GS</sub> =0V, V <sub>DS</sub> =20V	V <sub>GS</sub> =0V, V <sub>DS</sub> =20V		27		nC
t <sub>D(on)</sub>	Turn-On DelayTime				12		ns
t <sub>r</sub>	Turn-On Rise Time	V <sub>GS</sub> =10V, V <sub>DS</sub> =20V,	$V_{GS}$ =10V, $V_{DS}$ =20V, $R_{L}$ =1.0 $\Omega$ ,		12		ns
t <sub>D(off)</sub>	Turn-Off DelayTime	R <sub>GEN</sub> =3Ω			44		ns
t <sub>f</sub>	Turn-Off Fall Time				9		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, di/dt=500A/μs			18.5		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, di/dt=500A/μs			50		nC

A. The value of R<sub>BJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> =25° C. The Power dissipation P<sub>DSM</sub> is based on R <sub>8JA</sub> t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev.1.0: August 2017 www.aosmd.com Page 2 of 6

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(\text{MAX})}\text{=}150^{\circ}\,$  C.


D. The  $R_{\text{NJA}}$  is the sum of the thermal impedance from junction to case  $R_{\text{NJC}}$  and case to ambient. E. The static characteristics in Figures 1 to 6 are obtained using <300 $\mu$ s pulses, duty cycle 0.5% max. F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating. G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.




### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

(Note E)





### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



1000

100




0.0001

0.001

0.01

### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

10

0.1

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.0: August 2017 www.aosmd.com Page 6 of 6