

# **STB100NF04T4, STP100NF04**

# Automotive-grade N-channel 40 V, 4.3 mΩ typ., 120 A STripFET™ II Power MOSFET in a D²PAK and TO-220

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>tot</sub>
STB100NF04T4	40 V	4.6 mΩ	120 A	300 W
STP100NF04	40 V	4.6 mΩ	120 A	300 W



- AEC-Q101 qualified
- Exceptional dv/dt capability
- 100% avalanche tested
- Low gate charge

### **Applications**

Switching applications

### **Description**

These Power MOSFETs have been developed using STMicroelectronics' unique STripFET process, which is specifically designed to minimize input capacitance and gate charge. This renders the devices suitable for use as primary switch in advanced high-efficiency isolated DC-DC converters for telecom and computer applications, and applications with low gate charge driving requirements.

Table 1: Device summary

Order code	Marking	Package	Packing
STB100NF04T4	B100NF04	D²PAK	Tape and reel
STP100NF04	P100NF04	TO-220	Tube

### Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Spice th	hermal model	10
4	Test cir	·cuits	11
5	Packag	e information	12
	_	D2PAK packing information	
	5.2	D2PAK packing information	15
	5.3	TO-220 package information	17
6	Revisio	n history	19

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	40	V
$V_{GS}$	Gate- source voltage	±20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25°C	120	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> =100°C	120	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	480	Α
Ртот	Total dissipation at T <sub>C</sub> = 25°C	300	W
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	6	V/ns
E <sub>AS</sub> (4)	Single pulse avalanche energy	1.2	J
Tj	Operating junction temperature range	55 to 175	°C
T <sub>stg</sub>	Storage temperature range	- 55 to 175	C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value		Unit
		D²PAK TO-220		
R <sub>thj-case</sub>	Thermal resistance junction-case	0.5		°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	35		°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5		°C/W

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Current limited by package

<sup>&</sup>lt;sup>(2)</sup>Pulse width limited by safe operating area.

 $<sup>^{(3)}</sup>I_{SD} \le 120$  A, di/dt  $\le 300$ A/ $\mu$ s,  $V_{DD} = V_{(BR)DSS}$ ,  $Tj \le T_{JMAX}$ 

 $<sup>^{(4)}</sup>Starting~Tj=25~^{\circ}C,~I_{D}=60~A,~V_{DD}=30~V.$ 

<sup>&</sup>lt;sup>(1)</sup>When mounted on a 1-inch² FR-4 board, 2oz Cu.

### 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 250 \mu\text{A},  V_{GS} = 0  \text{V}$	40			V
		V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V			1	μΑ
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$ $T_{C} = 125^{\circ}C^{(1)}$			10	μΑ
I <sub>GSS</sub>	Gate body leakage current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_{D} = 50 \text{ A}$		4.3	4.6	mΩ

#### Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	5100		pF
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$	-	1300		pF
Crss	Reverse transfer capacitance	VG3 - 0 V	-	160		pF
Qg	Total gate charge	$V_{DD} = 32 \text{ V}, I_D = 120 \text{ A},$	-	110	150	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V	-	35		nC
$Q_{gd}$	Gate-drain charge	(see Figure 21: "Test circuit for gate charge behavior")	-	70		nC
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_D = 60 \text{ A},$	-	35		ns
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	220		ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 20: "Test circuit for resistive load	-	80		ns
<b>t</b> f	Fall time	switching times" and Figure 25: "Switching time waveform")	-	50		ns

<sup>&</sup>lt;sup>(1)</sup>Defined by design,not subject to production test

Table 6: Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		120	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		480	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 120 A, V <sub>GS</sub> = 0 V	-		1.3	V
tr	Reverse recovery time	$I_{SD} = 120 \text{ A}, V_{DD} = 20 \text{ V},$	-	75	-	ns
t <sub>d(off)</sub>	Reverse recovery charge	di/dt = 100 A/μs V, T <sub>j</sub> = 150 °C	1	185	-	nC
t <sub>f</sub>	Reverse recovery current	(see Figure 22: "Test circuit for inductive load switching and diode recovery times")	ı	5	-	Α

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area.

 $<sup>^{(2)}\</sup>text{Pulsed:}$  Pulse duration = 300  $\mu\text{s,}$  duty cycle 1.5%

### 2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

HV07490

200

8V


7V


150


50

50


2 4 6 8 Vos(V)







577






Figure 10: Normalized gate threshold voltage vs. temperature

Vth (norm)

1.2

1.1

0.90

0.80

-50

0


50


100


150


150


150




















The previous curve give the safe operating area for unclamped inductive loads, single pulse or repetitive, under the following conditions:

 $P_{D(AVE)} = 0.5*(1.3*BV_{DSS}*I_{AV})$ 

E<sub>AS(AR)</sub>= P<sub>D(AVE)</sub>\*T<sub>AV</sub>

Where:

I<sub>AV</sub> is the allowable current in avalanche

P<sub>D(AVE)</sub> is the average power dissipation in avalnche(single pulse)

t<sub>AV</sub> is the time in avalanche

To de rate above 25°C, at fixed IAV, the following equation must be applied:

IAV= 2\*(Tjmax-T<sub>CASE</sub>)/(1.3\*B<sub>VDSS</sub>\*Zth)

Where:

Zth=  $K^*Rth$  is the value coming from normalized thermal response at fixed pulse width equal to  $T_{AV}$ 

# 3 Spice thermal model

Figure 19: Spice model schematic





Table 7: Spice parameter


Table 1. Spice parameter						
Parameter	Node	Value				
CTHERM1	5 - 4	0.011				
CTHERM1	4 - 3	0.0012				
CTHERM3	3 - 2	0.05				
CTHERM4	2 - 1	0.1				
RTHERM1	5 - 4	0.09				
RTHERM2	4 - 3	0.02				
RTHERM3	3 - 2	0.11				
RTHERM4	2 - 1	0.17				


### 4 Test circuits

Figure 20: Test circuit for resistive load switching times

Figure 22: Test circuit for inductive load switching and diode recovery times







### 5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 5.1 D<sup>2</sup>PAK packing information


E1 c2-L1 THERMAL PAD SEATING PLANE COPLANARITY A 1 R 0.25 GAUGE PLANE V2\_ 0079457\_A\_rev22

Figure 26: D<sup>2</sup>PAK (TO-263) type A package outline

Table 8: D<sup>2</sup>PAK (TO-263) type A package mechanical data

	510 0. 5 1 7 Ht (1 6 200) 19p	mm	
Dim.	Min.	Тур.	Max.
A	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
С	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10		10.40
E1	8.50	8.70	8.90
E2	6.85	7.05	7.25
е		2.54	
e1	4.88		5.28
Н	15		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.4	
V2	0°		8°

Figure 27: D<sup>2</sup>PAK (TO-263) recommended footprint (dimensions are in mm)



# 5.2 D<sup>2</sup>PAK packing information

Figure 28: Tape outline




Figure 29: Reel outline




Table 9: D2PAK tape and reel mechanical data

Tape Reel						
Dim.	n	ım	Dim.	mm		
Dim.	Min.	Max.		Min.	Max.	
A0	10.5	10.7	А		330	
В0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
E	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1	Base q	uantity	1000	
P2	1.9	2.1	Bulk q	uantity	1000	
R	50					
Т	0.25	0.35				
W	23.7	24.3				

# 5.3 TO-220 package information

Figure 30: TO-220 type A package outline




Table 11: TO-220 type A mechanical data

		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
Е	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

# 6 Revision history

**Table 12: Document revision history** 

Date	Revision	Changes
23-Mar-2005	2	New template
01-Mar-2006	3	Removed I <sup>2</sup> PAK and inserted D <sup>2</sup> PAK.
04-Sep-2006	4	New template,no content change
20-Feb-2007	5	Typo mistake on page 1
16-Mar-2013	6	Minor text changes – Modified: Figure 17 – Updated: Section 4: Package mechanical data and Section 5: Packaging mechanical data
21-Nov-2016	7	Updated title in cover page. Updated Section 2: "Electrical characteristics". Minor text changes.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

