

# MOSFET – N-Channel, POWER TRENCH<sup>®</sup>

**150 V, 29 A, 54 mΩ**

**FDP2572**

## Features

- $R_{DS(on)} = 45 \text{ m}\Omega$  (Typ.) @  $V_{GS} = 10 \text{ V}$ ,  $I_D = 9 \text{ A}$
- $Q_{G(tot)} = 26 \text{ nC}$  (Typ.) @  $V_{GS} = 10 \text{ V}$
- Low Miller Charge
- Low  $Q_{rr}$  Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)
- This Device is Pb-Free and Halide Free

## Applications

- Consumer Appliances
- Synchronous Rectification
- Battery Protection Circuit
- Motor Drives and Uninterruptible Power Supplies
- Micro Solar Inverter

## MOSFET MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ , unless otherwise noted)


Symbol	Parameter	Value	Unit
$V_{DS}$	Drain to Source Voltage	150	V
$V_{GS}$	Gate to Source Voltage	$\pm 20$	V
$I_D$	Drain Current	Continuous ( $T_C = 25^\circ\text{C}$ , $V_{GS} = 10 \text{ V}$ )	29 A
		Continuous ( $T_C = 100^\circ\text{C}$ , $V_{GS} = 10 \text{ V}$ )	20 A
		Continuous ( $T_{amb} = 25^\circ\text{C}$ , $V_{GS} = 10 \text{ V}$ , $R_{\theta JA} = 43^\circ\text{C/W}$ )	4 A
		Pulsed	Figure 4 A
$E_{AS}$	Single Pulse Avalanche Energy (Note 1)	36	mJ
$P_D$	Power Dissipation	135	W
	Derate above $25^\circ\text{C}$	0.9	W/ $^\circ\text{C}$
$T_J$ , $T_{STG}$	Operating and Storage Temperature	-55 to 175	$^\circ\text{C}$

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL CHARACTERISTICS


Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	1.11	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max. (Note 2)	62.5	$^\circ\text{C/W}$

$V_{DS}$	$R_{DS(on)}$ MAX	$I_D$ MAX
150 V	54 mΩ @ 10 V	29 A




TO-220-3LD  
CASE 340AT

## MARKING DIAGRAM



&Z = Assembly Plant Code  
 &3 = 3-Digit Date Code  
 &K = 2-Digits Lot Run Traceability Code  
 FDP2572 = Specific Device Code



N-Channel

## ORDERING INFORMATION

Device	Package	Shipping
FDP2572	TO-220-3LD	800 Units / Tube

# FDP2572

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
--------	-----------	----------------	-----	-----	-----	------

### OFF CHARACTERISTICS

B <sub>VDS</sub>	Drain to Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	150	–	–	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 120 V	–	–	1	μA
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 120 V, T <sub>C</sub> = 150°C	–	–	250	
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V	–	–	±100	nA

### ON CHARACTERISTICS

V <sub>GS(TH)</sub>	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA	2	–	4	V
R <sub>DS(on)</sub>	Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 9 A	–	0.045	0.054	Ω
		V <sub>GS</sub> = 6 V, I <sub>D</sub> = 4 A	–	0.050	0.075	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 9 A, T <sub>C</sub> = 175°C	–	0.126	0.146	

### DYNAMIC CHARACTERISTICS

C <sub>ISS</sub>	Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1 MHz	–	1770	–	pF
C <sub>OSS</sub>	Output Capacitance		–	183	–	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance		–	40	–	pF
Q <sub>g(TOT)</sub>	Total Gate Charge at 10 V	V <sub>DD</sub> = 75 V, I <sub>D</sub> = 9 A, I <sub>g</sub> = 1.0 mA, V <sub>GS</sub> = 0 V to 10 V	–	26	34	nC
Q <sub>g(TH)</sub>	Threshold Gate Charge	V <sub>DD</sub> = 75 V, I <sub>D</sub> = 9 A, I <sub>g</sub> = 1.0 mA, V <sub>GS</sub> = 0 V to 2 V	–	3.3	4.3	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	V <sub>DD</sub> = 75 V, I <sub>D</sub> = 9 A, I <sub>g</sub> = 1.0 mA	–	8	–	nC
Q <sub>gs2</sub>	Gate Charge Threshold to Plateau		–	5	–	nC
Q <sub>gd</sub>	Gate to Drain “Miller” Charge		–	6	–	nC

### RESISTIVE SWITCHING CHARACTERISTICS (V<sub>GS</sub> = 10 V)

t <sub>ON</sub>	Turn-On Time	V <sub>DD</sub> = 75 V, I <sub>D</sub> = 9 A, V <sub>GS</sub> = 10 V, R <sub>GS</sub> = 11.0 Ω	–	–	36	ns
t <sub>d(ON)</sub>	Turn-On Delay Time		–	11	–	ns
t <sub>r</sub>	Rise Time		–	14	–	ns
t <sub>d(OFF)</sub>	Turn-Off Delay Time		–	31	–	ns
t <sub>f</sub>	Fall Time		–	14	–	ns
t <sub>OFF</sub>	Turn-Off Time		–	–	66	ns

### DRAIN-SOURCE DIODE CHARACTERISTICS

V <sub>SD</sub>	Source to Drain Diode Voltage	I <sub>SD</sub> = 9 A	–	–	1.25	V
		I <sub>SD</sub> = 4 A	–	–	1.0	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>SD</sub> = 9 A, dI <sub>SD</sub> /dt = 100 A/μs	–	–	74	ns
Q <sub>RR</sub>	Reverse Recovered Charge	I <sub>SD</sub> = 9 A, dI <sub>SD</sub> /dt = 100 A/μs	–	–	169	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Starting T<sub>J</sub> = 25°C, L = 0.2 mH, I<sub>AS</sub> = 19 A.
- Pulse Width = 100 μs

TYPICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)




Figure 1. Normalized Power Dissipation vs. Ambient Temperature




Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability


TYPICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted) (continued)

Figure 5. Forward Bias Safe Operating Area




Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On Resistance vs. Drain Current







Figure 10. Normalized Drain to Source On Resistance vs. Junction Temperature

TYPICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted) (continued)


**Figure 11. Normalized Gate Threshold Voltage vs. Junction Temperature**



**Figure 12. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature**



**Figure 13. Capacitance vs. Drain to Source Voltage**



**Figure 14. Gate Charge Waveforms for Constant Gate Currents**




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

# FDP2572

## PSPICE Electrical Model

```
.SUBCKT FDP2572 2 1 3 ; rev April 2002
CA 12 8 5.5e-10
Cb 15 14 7.4e-10
Cin 6 8 1.7e-9
```

```
Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD
```

```
Ebreak 11 7 17 18 160
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evttemp 20 6 18 22 1
```

```
It 8 17 1
```

```
Lgate 1 9 9.56e-9
Ldrain 2 5 1.0e-9
Lsource 3 7 7.71e-9
```

```
RLgate 1 9 95.6
RLdrain 2 5 10
RLsource 3 7 77.1
```

```
Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD
```

```
Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 35e-3
Rgate 9 20 1.6
RSLC1 5 51 RSLCMOD 1.0e-6
RSLC2 5 50 1.0e3
Rsource 8 7 RsourceMOD 3.0e-3
Rvthres 22 8 RvthresMOD 1
Rvttemp 18 19 RvttempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD
```

```
Vbat 22 19 DC 1
```

```
ESLC 51 50 VALUE={ (V(5,51)/ABS(V(5,51))) * (PWR(V(5,51)/(1e-6*52),3)) }
```

```
.MODEL DbodyMOD D (IS=6.0E-11 N=1.14 RS=3.9e-3 TRS1=3.5e-3 TRS2=3.0e-6
+ CJO=1.1e-9 M=0.63 TT=6.2e-8 XTI=4.5)
```

```
.MODEL DbreakMOD D (RS=10 TRS1=5.0e-3 TRS2=-5.0e-6)
```

```
.MODEL DplcapMOD D (CJO=3.5e-10 IS=1.0e-30 N=10 M=0.65)
```

```
.MODEL MmedMOD NMOS (VTO=3.55 KP=3 IS=1e-40 N=10 TOX=1 L=1u W=1u RG=1.6)
```

```
.MODEL MstroMOD NMOS (VTO=4.0 KP=25 IS=1e-30 N=10 TOX=1 L=1u W=1u)
```

```
.MODEL MweakMOD NMOS (VTO=2.95 KP=0.05 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=16 RS=0.1)
```

```
.MODEL RbreakMOD RES (TC1=1.15e-3 TC2=-9.5e-7)
```

```
.MODEL RdrainMOD RES (TC1=9.0e-3 TC2=2.5e-5)
```

```
.MODEL RSLCMOD RES (TC1=3.0e-3 TC2=2.5e-6)
```

```
.MODEL RsourceMOD RES (TC1=4.0e-3 TC2=1.0e-6)
```

```
.MODEL RvthresMOD RES (TC1=-4.1e-3 TC2=-1.0e-5)
```

```
.MODEL RvttempMOD RES (TC1=-4.0e-3 TC2=1.0e-6)
```

```
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5.0 VOFF=-3.5)
```


```
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.5 VOFF=-5.0)
```

```
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=0.3)
```

```
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.3 VOFF=-0.5)
```

```
.ENDS
```

NOTE: For further discussion of the PSPICE model, consult *A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options*; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.



## SABER Electrical Model

REV April 2002

ttemplate FDP2572 n2,n1,n3  
electrical n2,n1,n3

```

{
var i iscl
dp..model dbodymod = (isl=6.0e-11,nl=1.14,rs=3.9e-3,trs1=3.5e-3,trs2=3.0e-6,cjo=1.1e-9,m=0.63,tt=6.2e-8,xti=4.5)
dp..model dbreakmod = (rs=10,trs1=5.0e-3,trs2=-5.0e-6)
dp..model dplcapmod = (cjo=3.5e-10,isl=10.0e-30,nl=10,m=0.65)
m..model mmedmod = (type=_n,vto=3.55,kp=3,is=1e-40, tox=1)
m..model mstrongmod = (type=_n,vto=4.0,kp=25,is=1e-30, tox=1)
m..model mweakmod = (type=_n,vto=2.95,kp=0.05,is=1e-30, tox=1,rs=0.1)
sw_vcsp..model slbmod = (ron=1e-5,roff=0.1,von=-3.5,voff=-5.0)
sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-0.5,voff=0.3)
sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.3,voff=-0.5)
c.ca n12 n8 = 5.5e-10
c.cb n15 n14 = 7.4e-10
c.cin n6 n8 = 1.7e-9

```

```

dp.dbody n7 n5 = model=dbodymod
dp.dbreak n5 n11 = model=dbreakmod
dp.dplcap n10 n5 = model=dplcapmod

```

```

spe.ebreak n11 n7 n17 n18 = 160
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evthres n6 n21 n19 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1

```

```
i.it n8 n17 = 1
```

```

l.lgate n1 n9 = 9.56e-9
l.ldrain n2 n5 = 1.0e-9
l.lsource n3 n7 = 7.71e-9

```

```

res.rlgate n1 n9 = 95.6
res.rldrain n2 n5 = 10
res.rlsource n3 n7 = 77.1
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
res.rbreak n17 n18 = 1, tc1=1.15e-3,tc2=-9.5e-7
res.rdrain n50 n16 = 35e-3, tc1=9.0e-3,tc2=2.5e-5
res.rgate n9 n20 = 1.6
res.rslc1 n5 n51 = 1.0e-6, tc1=3.0e-3,tc2=2.5e-6
res.rslc2 n5 n50 = 1.0e3
res.rsource n8 n7 = 3.0e-3, tc1=4.0e-3,tc2=1.0e-6
res.rvthres n22 n8 = 1, tc1=-4.1e-3,tc2=-1.0e-5
res.rvtemp n18 n19 = 1, tc1=-4.0e-3,tc2=1.0e-6

```

```

sw_vcsp.sla n6 n12 n13 n8 = model=slamod
sw_vcsp.slb n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod

```


```
v.vbat n22 n19 = dc=1
```

```
equations {
```

```
i (n51->n50) +=iscl
```

```
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*(abs(v(n5,n51)*1e6/52))** 3))
```

```
}
```





**SABER Electrical Model**

```

REV 26 April 2002
FDB2572
CTHERM1 TH 6 3.8e-3
CTHERM2 6 5 4.0e-3
CTHERM3 5 4 4.2e-3
CTHERM4 4 3 4.3e-3
CTHERM5 3 2 8.5e-3
CTHERM6 2 TL 3.0e-2
RTHERM1 TH 6 5.5e-4
RTHERM2 6 5 5.0e-3
RTHERM3 5 4 4.5e-2
RTHERM4 4 3 10.5e-2
RTHERM5 3 2 3.7e-1
RTHERM6 2 TL 3.8e-1


```


**SABER Thermal Model**

```

SABER thermal model FDB2572
template thermal_model th tl
thermal_c th, tl
{
  ctherm.ctherm1 th 6 =3.8e-3
  ctherm.ctherm2 6 5 =4.0e-3
  ctherm.ctherm3 5 4 =4.2e-3
  ctherm.ctherm4 4 3 =4.3e-3
  ctherm.ctherm5 3 2 =8.5e-3
  ctherm.ctherm6 2 tl =3.0e-2
  rtherm.rtherm1 th 6 =5.5e-4
  rtherm.rtherm2 6 5 =5.0e-3
  rtherm.rtherm3 5 4 =4.5e-2
  rtherm.rtherm4 4 3 =10.5e-2
  rtherm.rtherm5 3 2 =3.7e-1
  rtherm.rtherm6 2 tl =3.8e-1
}

```






TO-220-3LD  
CASE 340AT  
ISSUE B

DATE 08 AUG 2022

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	4.00	--	4.70
A1	SEE NOTE "F"		
A2	2.10	--	2.85
b	0.55	--	1.00
b2	1.10	--	1.62
b4	1.42	--	1.62
c	0.36	--	0.60
D	13.90	--	16.30
D1	8.13	--	9.40
D2	11.50	--	14.30
D3	15.42	--	16.51
E	9.65	--	10.67
E1	7.59	--	8.65
e	2.40	--	2.67
H1	6.06	--	6.69
L	12.70	--	14.04
L1	2.70	--	4.10
P	3.50	--	4.00
Q	2.50	--	3.40
z	2.13 REF		
z1	2.06 REF		
θ	3°	--	5°


IF PRESENT, SEE NOTE "D"

GENERIC  
MARKING DIAGRAM\*



XXXX = Specific Device Code  
A = Assembly Location  
Y = Year  
WW = Work Week  
ZZ = Assembly Lot Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.



NOTES:

- A) REFERENCE JEDEC, TO-220, VARIATION AB
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS COMMON TO ALL PACKAGE SUPPLIERS EXCEPT WHERE NOTED [ ].
- D) LOCATION OF MOLDED FEATURE MAY VARY (LOWER LEFT CORNER, LOWER CENTER AND CENTER OF THE PACKAGE)
- E) DOES NOT COMPLY JEDEC STANDARD VALUE.
- F) "A1" DIMENSIONS AS BELOW:  
SINGLE GAUGE = 0.51 - 0.61  
DUAL GAUGE = 1.10 - 1.45
- G) PRESENCE IS SUPPLIER DEPENDENT
- H) SUPPLIER DEPENDENT MOLD LOCKING HOLES IN HEATSINK.

DOCUMENT NUMBER:	98AON13818G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	TO-220-3LD	PAGE 1 OF 1

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at  
[www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)