


N-channel 600 V, 60 mΩ typ., 42 A MDmesh M2 Power MOSFET in a TO247-4 package



TO247-4



Features

Order code	V _{DS} @ T _{Jmax.}	R _{DS(on)} max.	l _D
STW48N60M2-4	650 V	70 mΩ	42 A

- Excellent switching performance thanks to the extra driving source pin
- · Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- · Zener-protected

Applications

· Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.



Product status
STW48N60M2-4

Device summary			
Order code STW48N60M2-4			
Marking 48N60M2			
Package	TO247-4		
Packing Tube			





1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
I _D	Drain current (continuous) at T _C = 25 °C	42	Α
I _D	Drain current (continuous) at T _C = 100 °C	26	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	168	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	300	W
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature range	- 55 to 150	°C
Tj	Operating junction temperature range	- 55 (0 150	C

- 1. Pulse width limited by safe operating area.
- 2. $I_{SD} \le 42$ A, $di/dt \le 400$ A/ μs ; $V_{DS(peak)} < V_{(BR)DSS}$, $V_{DD} = 400$ V
- $3. \quad V_{DS} \leq 480 \ V$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.42	°C/W
R _{thj-amb}	R _{thj-amb} Thermal resistance junction-ambient		°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive $ (\text{pulse width limited by } T_{j\text{max.}}) $	7	Α
E _{AS}	E _{AS} Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$; $V_{DD} = 50$ V)		J

DS10507 - Rev 4 page 2/12



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On /off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	600			V
1	Zero-gate voltage	V _{GS} = 0 V, V _{DS} = 600 V			1	μA
I _{DSS}	drain current	V _{GS} = 0 V, V _{DS} = 600 V, T _C = 125 °C ⁽¹⁾			100	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±10	μA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 250 μA	2	3	4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 21 A		60	70	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	3060	-	pF
C _{oss}	Output capacitance	V _{GS} = 0 V, V _{DS} = 100 V, f = 1 MHz	-	143	-	pF
C _{rss}	Reverse transfer capacitance		-	4.3	-	pF
C oss eq. (1)	Equivalent output capacitance	V _{GS} = 0 V, V _{DS} = 0 to 480 V	-	630	-	pF
R_{G}	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	4.6	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 42 A,	-	70	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	10.5	-	nC
Q _{gd}	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	-	31	-	nC

^{1.} $C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 300 V, I _D = 21 A,	_	TBD	-	ns
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	TBD	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Switching times test circuit for resistive load and Figure 17. Unclamped	-	TBD	-	ns
t _f	Fall time	inductive waveform)	-	TBD	-	ns

DS10507 - Rev 4 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		42	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		168	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 21 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 42 A, di/dt = 100 A/μs	-	487		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V (see Figure 15. Test circuit for inductive load switching and diode recovery	-	9.1		μC
I _{RRM}	Reverse recovery current	times)	-	37.5		Α
t _{rr}	Reverse recovery time	I _{SD} = 42 A, di/dt = 100 A/µs	-	605		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C (see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	12.5		μC
I _{RRM}	Reverse recovery current		-	41.5		Α


^{1.} Pulse width limited by safe operating area.

DS10507 - Rev 4 page 4/12

^{2.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%.



2.1 Electrical characteristics (curves)









Figure 3. Output characteristics I_D (A) GADG190120170825OCH $V_{GS} = 8, 9, 10 V$ 120 7 V 100 6 V 80 60 5 V 40 20 4 V 20 $\vec{V}_{DS}(V)$







DS10507 - Rev 4 page 5/12



Figure 7. Capacitance variations

C GADG190120170824CVR

10 4

10 2

C Coss

E OSS (µJ) 20 GADG190120170827EOS (ADG190120170827EOS (BADG190120170827EOS (BADG19012017082FEOS (BADG19012017082FE

Figure 9. Normalized gate threshold voltage vs temperature

V_{GS(th)}
(norm.)

1.1

1.0

0.9

0.8

0.7

0.6

-75


-25


25


75

125

T_j (°C)







DS10507 - Rev 4 page 6/12



3 Test circuits

Figure 13. Switching times test circuit for resistive load




Figure 14. Test circuit for gate charge behavior

12V 47kΩ 100nF 1kΩ

Vi ≤ VGS 1000 1 1kΩ

Vi ≤ VGS 1000 1 1kΩ

Vi ≤ VGS 1000 1 1kΩ

AMIS856vI

Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS10507 - Rev 4 page 7/12




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO247-4 package information

Figure 19. TO247-4 package outline



DS10507 - Rev 4 page 8/12



Table 8. TO247-4 mechanical data

Dim.		mm	
DIM.	Min.	Тур.	Max.
А	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.29
b1	1.15	1.20	1.25
b2	0		0.20
С	0.59		0.66
c1	0.58	0.60	0.62
D	20.90	21.00	21.10
D1	16.25	16.55	16.85
D2	1.05	1.20	1.35
D3	24.97	25.12	25.27
E	15.70	15.80	15.90
E1	13.10	13.30	13.50
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
е	2.44	2.54	2.64
e1	4.98	5.08	5.18
L	19.80	19.92	20.10
Р	3.50	3.60	3.70
P1			7.40
P2	2.40	2.50	2.60
Q	5.60		6.00
S		6.15	
Т	9.80		10.20
U	6.00		6.40

DS10507 - Rev 4 page 9/12



Revision history

Table 9. Document revision history

Date	Revision	Changes
25-Jul-2014	1	Initial release.
30-Jan-2015	2	Added section Electrical characteristics (curves).
20-Jan-2017	3	Updated Table 2: "Absolute maximum ratings", Table 4: "On /off-states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Sourcedrain diode". Updated Section 2.2: "Electrical characteristics (curves)".
02-Apr-2020	4	Updated Table 6. Switching times. Minor text changes.

DS10507 - Rev 4 page 10/12





Contents

1	Elec	trical ratings	2	
2	Electrical characteristics		3	
	2.1	Electrical characteristics (curves)	5	
3	Test	circuits	7	
Package information		8		
	4.1	TO247-4 package information	8	
Rev	ision	history	.10	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS10507 - Rev 4 page 12/12