

AOB416

100V N-Channel MOSFET SDMOS[™]

General Description


The AOB416 is fabricated with SDMOSTM trench technology that combines excellent $R_{DS(ON)}$ with low gate charge. The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.


Product Summary

 $\begin{array}{lll} V_{DS} & 100V \\ I_{D} \; (at \, V_{GS} \! = \! 10V) & 45A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10V) & < 36m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 7V) & < 43m\Omega \end{array}$

100% UIS Tested 100% R_g Tested







Absolute Maximum Ratings T₄=25°C unless otherwise noted							
Parameter		Symbol	Maximum	Units			
Drain-Source Voltage		V_{DS}	100	V			
Gate-Source Voltage		V _{GS}	±25	V			
Continuous Drain	T _C =25°C		45				
Current	T _C =100°C	I _D	32	A			
Pulsed Drain Current C		I _{DM}	120				
Continuous Drain Current	T _A =25°C		6.2	A			
	T _A =70°C	IDSM	5.0	^			
Avalanche Current C		I _{AS} , I _{AR}	28	Α			
Avalanche energy L=0.1mH ^C		E _{AS} , E _{AR}	39	mJ			
	T _C =25°C	P _D	150	W			
Power Dissipation ^B	T _C =100°C	T _D	75	VV			
	T _A =25°C	В	2.5	10/			
Power Dissipation A	T _A =70°C	P _{DSM}	1.6	W			
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C			

Thermal Characteristics							
Parameter	Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	t ≤ 10s	D	11	14	°C/W		
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W		
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.7	1	°C/W		



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units		
STATIC PARAMETERS									
BV_{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		100			V		
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V				10	^		
	Zero Gate Voltage Drain Current		T _J =55°C			50	μΑ		
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±25V				100	nA		
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250 \mu A$		2.8	3.4	4	V		
$I_{D(ON)}$	On state drain current	V _{GS} =10V, V _{DS} =5V		130			Α		
R _{DS(ON)}	Static Drain-Source On-Resistance	V_{GS} =10V, I_D =20A			30	36	mΩ		
			T _J =125°C		54	65			
		V _{GS} =7V, I _D =15A			34	43	mΩ		
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =20A			28		S		
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V			0.68	1	V		
Is	Maximum Body-Diode Continuous Current					100	Α		
DYNAMIC	PARAMETERS								
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, f=1MHz		950	1180	1450	pF		
Coss	Output Capacitance			77	110	145	pF		
C _{rss}	Reverse Transfer Capacitance			21	36	50	pF		
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		0.4	0.8	1.2	Ω		
SWITCHI	NG PARAMETERS								
Q_g	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, I _D =20A		16	20	24	nC		
Q_{gs}	Gate Source Charge			5.5	7	8.5	nC		
Q_{gd}	Gate Drain Charge			3.5	6.3	9	nC		
$t_{D(on)}$	Turn-On DelayTime				10		ns		
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2.5 Ω , R_{GEN} =3 Ω			7		ns		
$t_{D(off)}$	Turn-Off DelayTime				15		ns		
t_f	Turn-Off Fall Time				7		ns		
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=500A/μs		13	19	25	ns		
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =20A, dI/dt=500A/μs		50	70	90	nC		

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in^2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.


- D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case $R_{\theta JC}$ and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300ms pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175°C. The SOA curve provides a single pulse rating.
- G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C.

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation P_D is based on $T_{J(MAX)}$ =175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =175°C. Ratings are based on low frequency and duty cycles to keep initial T_J =25°C.










Figure 12: Normalized Maximum Transient Thermal Impedance (Note F)






Figure 9: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)






Figure 13: Diode Reverse Recovery Charge and Peak Current vs. Conduction Current




Figure 14: Diode Reverse Recovery Time and Softness Factor vs. Conduction Current




Figure 15: Diode Reverse Recovery Charge and Peak Current vs. di/dt






Figure 16: Diode Reverse Recovery Time and Softness Factor vs. di/dt





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

