



N-channel 100 V, 3.2 m Ω max., 158 A STripFET F8 Power MOSFET in a PowerFLAT 5x6 package



PowerFLAT 5x6







Product status link STL160N10F8

| Product summary | | | | |
|-----------------------|---------------|--|--|--|
| Order code | STL160N10F8 | | | |
| Marking | 160N10F8 | | | |
| Package | PowerFLAT 5x6 | | | |
| Packing Tape and reel | | | | |

Features

| Order code | V _{DS} | R _{DS(on)} max. | I _D |
|-------------|-----------------|--------------------------|----------------|
| STL160N10F8 | 100 V | 3.2 mΩ | 158 A |

- MSL1 grade
- 175 °C maximum operating junction temperature
- 100% avalanche tested
- Low gate charge Q_q

Applications

- Server and Telecom power
- Industrial battery management system (BMS)
- Power tools
- Drones

Description

The STL160N10F8 is a 100 V N-channel enhancement mode Power MOSFET designed in STripFET F8 technology featuring an enhanced trench gate structure.

It ensures a state-of-the-art of figure of merit for very low on-state resistance while reducing internal capacitances and gate charge for faster and more efficient switching.



1 Electrical ratings

Table 1. Absolute maximum ratings (at T_C = 25 °C unless otherwise specified)

| Symbol | Parameter | Value | Unit |
|--------------------------------------|--|------------|------|
| V_{DS} | Drain-source voltage | 100 | V |
| V_{GS} | Gate-source voltage | ±20 | V |
| | Drain current (continuous) at T _C = 25 °C ⁽²⁾ | 158 | |
| I _D ⁽¹⁾ | Drain current (continuous) at T _C = 100 °C ⁽²⁾ | 112 | Α |
| | Drain current (continuous) at T _C = 25 °C ⁽³⁾ | 120 | |
| I _{DM} ⁽¹⁾⁽²⁾⁽⁴⁾ | Drain current (pulsed), t _P = 10 μs | 632 | Α |
| P _{TOT} | Total power dissipation at T _C = 25 °C | 167 | W |
| I _{AS} | Single pulse avalanche current (pulse width limited by maximum junction temperature) | 60 | Α |
| E _{AS} | Single pulse avalanche energy (starting T_J = 25 °C, I_D = 60 A, R_g = 25 Ω) | 200 | mJ |
| TJ | Operating junction temperature range | -55 to 175 | °C |
| T _{stg} | Storage temperature range | -55 (0 175 | °C |

- 1. Specified by design, not tested in production.
- 2. This is the theoretical current value only related to the silicon.
- 3. This current value is limited by package.
- 4. Pulse width is limited by safe operating area.

Table 2. Thermal data

| Symbol | Parameter | Value | Unit |
|----------------------------------|---|-------|------|
| R _{thJA} ⁽¹⁾ | Thermal resistance, junction-to-ambient (on 2s2p FR-4 board vertical in still area) | 16 | °C/W |
| R _{thJC} | Thermal resistance, junction-to-case | 0.9 | °C/W |

1. Defined according to JEDEC standards (JESD51-5, -7).

DS14249 - Rev 5 page 2/15



2 Electrical characteristics

 T_J = 25 °C unless otherwise specified.

Table 3. On/off states

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|----------------------|------------------------------------|--|------|------|------|------|
| V _{(BR)DSS} | Drain-source breakdown voltage | V _{GS} = 0 V, I _D = 1 mA | 100 | - | - | V |
| | Zono siste valta se due la comunit | V _{DS} = 100 V, V _{GS} = 0 V | - | - | 1 | |
| I _{DSS} | Zero gate voltage drain current | V _{DS} = 100, V _{GS} = 0 V, T _J = 125 °C ⁽¹⁾ | - | - | 100 | μA |
| I _{GSS} | Gate-body leakage current | V _{GS} = 20 V, V _{DS} = 0 V | - | - | 100 | nA |
| V _{GS(th)} | Gate threshold voltage | $V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$ | 2 | - | 4 | V |
| R _{DS(on)} | Static drain-source on-resistance | V _{GS} = 10 V, I _D = 60 A | | 2.4 | 3.2 | mΩ |
| R_{G} | Gate resistance | f = 1 MHz | - | 0.7 | - | Ω |

^{1.} Specified by design and evaluated by characterization, not tested in production.

Table 4. Dynamic

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|-------------------------------------|---------------------------------|--|------|------|------|------|
| C _{iss} ⁽¹⁾ | Input capacitance | | | 5400 | - | pF |
| C _{oss} ⁽¹⁾ | Output capacitance | $V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$ | - | 1230 | - | pF |
| C _{rss} ⁽¹⁾ | Reverse transfer capacitance | | - | 30 | - | pF |
| Q _g ⁽¹⁾ | Total gate charge | | | 90 | - | nC |
| Q _{gs} ⁽¹⁾ | Gate-source charge | V_{DD} = 50 V, I_{D} = 60 A, V_{GS} = 0 to 10 V | - | 26 | - | nC |
| Q _{gd} ⁽¹⁾ | Gate-drain charge | | - | 22 | - | nC |
| Q _{g(sync)} ⁽¹⁾ | Total gate charge, sync. MOSFET | V _{DS} = 0.1 V, V _{GS} = 0 to 10 V | - | 72 | - | nC |
| Q _{oss} ⁽¹⁾ | Output charge | V _{DD} = 50 V, V _{GS} = 0 V | - | 130 | - | nC |

^{1.} Specified by design and evaluated by characterization, not tested in production.

Table 5. Switching times

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|------------------------------------|---------------------|--|------|------|------|------|
| t _{d(on)} ⁽¹⁾ | Turn-on delay time | V_{DD} = 50 V, I_{D} = 60 A, R_{G} = 4.7 Ω , V_{GS} = 10 V | - | 22 | - | ns |
| t _r ⁽¹⁾ | Rise time | | - | 17 | - | ns |
| t _{d(off)} ⁽¹⁾ | Turn-off delay time | | - | 60 | - | ns |
| t _f ⁽¹⁾ | Fall time | | - | 19 | - | ns |

^{1.} Specified by design and evaluated by characterization, not tested in production.

DS14249 - Rev 5 page 3/15



Table 6. Source-drain diode


| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|-----------------------------------|---------------------------------|--|------|------|------|------|
| I _{SD} ⁽¹⁾⁽²⁾ | Forward on current (continuous) | T _C = 25 °C | - | - | 110 | Α |
| V _{SD} | Forward on voltage | I _{SD} = 60 A, V _{GS} = 0 V | - | - | 1.2 | V |
| t _{rr} (2) | Reverse recovery time | | - | 74 | | ns |
| Q _{rr} ⁽²⁾ | Reverse recovery charge | $I_D = 60 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}, V_{DD} = 80 \text{ V}$ | - | 160 | | nC |
| I _{RRM} ⁽²⁾ | Reverse recovery current | | - | 4 | - | Α |


- 1. This is the theoretical current value only related to the silicon.
- 2. Specified by design and evaluated by characterization, not tested in production.


DS14249 - Rev 5 page 4/15





2.1 Electrical characteristics (curves)














DS14249 - Rev 5 page 5/15



Figure 7. Typical on-resistance vs gate-source voltage




Figure 8. Typical gate charge characteristics




Figure 9. Typical capacitance characteristics




Figure 10. Avalanche characteristics




Figure 11. Avalanche energy





Figure 12. Static drain-source on-resistance



DS14249 - Rev 5 page 6/15



Figure 13. Normalized on-resistance vs. temperature




Figure 14. Normalized gate threshold voltage vs temperature




Figure 15. Typical reverse diode forward characteristics





Figure 16. Normalized V_{(BR)DSS} vs temperature



DS14249 - Rev 5 page 7/15




3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

3.1 PowerFLAT 5x6 type B package information

Figure 17. PowerFLAT 5x6 type B package outline



DS14249 - Rev 5 page 8/15



Table 7. PowerFLAT 5x6 type B mechanical data

| Dim. | mm | | | | |
|--------|------|------|------|--|--|
| Dilli. | Min. | Тур. | Max. | | |
| Α | 0.90 | 0.95 | 1.00 | | |
| A1 | | 0.02 | | | |
| b | 0.35 | 0.40 | 0.45 | | |
| b1 | | 0.30 | | | |
| С | 0.21 | 0.25 | 0.34 | | |
| D | 4.80 | | 5.10 | | |
| D1 | 4.80 | 4.90 | 5.00 | | |
| D2 | 4.01 | 4.21 | 4.31 | | |
| е | 1.17 | 1.27 | 1.37 | | |
| E | 5.90 | 6.00 | 6.10 | | |
| E1 | 5.70 | 5.75 | 5.80 | | |
| E2 | 3.54 | 3.64 | 3.74 | | |
| E4 | 0.15 | 0.25 | 0.35 | | |
| E5 | 0.26 | 0.36 | 0.46 | | |
| Н | 0.51 | 0.61 | 0.71 | | |
| K | 0.95 | | | | |
| L | 0.51 | 0.61 | 0.71 | | |
| L1 | 0.06 | 0.13 | 0.20 | | |
| L2 | | | 0.10 | | |
| Р | 1.00 | 1.10 | 1.20 | | |
| θ | 8° | 10° | 12° | | |

DS14249 - Rev 5 page 9/15








Figure 18. PowerFLAT 5x6 recommended footprint (dimensions are in mm)


Footprint_8472137_typeB rev5

3.2 PowerFLAT 5x6 packing information

Figure 19. PowerFLAT 5x6 tape (dimensions are in mm)







- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ± 0.20 .
- (III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs All dimensions are in millimeters

8234350_Tape_rev_C

DS14249 - Rev 5 page 10/15



Figure 20. PowerFLAT 5x6 package orientation in carrier tape

Pin 1 identification





Figure 21. PowerFLAT 5x6 reel




8234350_Reel_rev_C

DS14249 - Rev 5 page 11/15



3.3 PowerFLAT 5x6 marking information

Figure 22. PowerFLAT 5x6 marking information



Note:

Engineering Samples: these samples can be clearly identified by a dedicated special symbol in the marking of each unit. These samples are intended to be used for electrical compatibility evaluation only; usage for any other purpose may be agreed only upon written authorization by ST. ST is not liable for any customer usage in production and/or in reliability qualification trials.

Commercial Samples: fully qualified parts from ST standard production with no usage restrictions.

DS14249 - Rev 5 page 12/15



Revision history

Table 8. Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 09-Mar-2023 | 1 | Initial release. |
| 30-Nov-2023 | 2 | Modified Features and Description. Modified Table 3. On/off states, Table 4. Dynamic, Table 5. Switching times and Table 6. Source-drain diode. |
| | | Modified Section 2.1 Electrical characteristics (curves). Minor text changes. |
| 30-Jan-2024 | 3 | Modified Applications. Modified Figure 10. Avalanche characteristics and Figure 11. Avalanche energy. Minor text changes. |
| 11-Mar-2024 | 4 | Updated Figure 3. Safe operating area. |
| 29-Jul-2024 | 5 | Updated Figure 8. Typical gate charge characteristics and Figure 9. Typical capacitance characteristics. Minor text changes in Table 4. Dynamic. |

DS14249 - Rev 5 page 13/15



Contents

| 1 | Elec | trical ratings | 2 |
|-----|-------|--|----|
| 2 | | etrical characteristics | |
| | 2.1 | | |
| 3 | Pac | kage information | 8 |
| | 3.1 | PowerFLAT 5x6 type B package information | 8 |
| | 3.2 | PowerFLAT 5x6 packing information | 10 |
| | 3.3 | PowerFLAT 5x6 marking information | 12 |
| Rev | ision | history | 13 |



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

DS14249 - Rev 5 page 15/15