

MOSFET

OptiMOS[™]5 Power-Transistor, 60 V

Features

- Optimized for synchronous rectification
- 100% avalanche tested
- Superior thermal performance
- N-channel
- 175°C rated


- Pb-free lead plating: RoHS compliant
 Halogen-free according to EC61249-2-21
 Higher solder joint reliability due to enlarged source interconnection


Product validation

Fully qualified according to JEDEC for Industrial Applications

Kev Performance Parameters Table 1

- and the state of							
Parameter	Value	Unit					
V _{DS}	60	V					
R _{DS(on),max}	0.9	mΩ					
I_{D}	348	A					
Qoss	127	nC					
Q _G (0V4.5V)	77	nC					











Type / Ordering Code	Package	Marking	Related Links
ISC009N06LM5	PG-TSON-8-3	009N06L	-

OptiMOSTM5 Power-Transistor, 60 V ISC009N06LM5



Table of Contents

escription	1
1aximum ratings	3
hermal characteristics	3
lectrical characteristics	4
lectrical characteristics diagrams	6
ackage Outlines	0
evision History	1
rademarks 1	1
nisclaimer	1

OptiMOS[™]5 Power-Transistor, 60 V ISC009N06LM5



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Downwoodow	C. mahal		Value	s		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current ¹⁾	I _D	- - -		348 246 41	A	V_{GS} =10 V, T_{C} =25 °C V_{GS} =10 V, T_{C} =100 °C V_{GS} =10 V, T_{A} =25 °C, R_{thJA} =50 °C/W ²⁾
Pulsed drain current ³⁾	$I_{D,pulse}$	-	-	1392	Α	<i>T</i> _C =25 °C
Avalanche energy, single pulse ⁴⁾	E AS	-	-	900	mJ	$I_{\rm D}$ =50 A, $R_{\rm GS}$ =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	214 3.0	W	T _C =25 °C T _A =25 °C, R _{thJA} =50 °C/W ²)
Operating and storage temperature	$T_{\rm j},~T_{\rm stg}$	-55	-	175	°C	IEC climatic category; DIN IEC 68-1 55/175/56

2 Thermal characteristics

Thermal characteristics Table 3

Parameter	Symbol		Values		Unit	Note / Test Condition	
raiailletei	Symbol	Min.	Тур.	Max.	Offic	Note / Test Condition	
Thermal resistance, junction - case, bottom	R _{thJC}	-	0.5	0.7	°C/W	-	
Thermal resistance, junction - case, top	R _{thJC}	-	-	20	°C/W	-	
Device on PCB, 6 cm² cooling area²)	R _{thJA}	-	-	50	°C/W	-	

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.

2) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain

connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

4) See Diagram 13 for more detailed information

OptiMOS[™]5 Power-Transistor, 60 V ISC009N06LM5



3 Electrical characteristics at T_j =25 °C, unless otherwise specified

Table 4 **Static characteristics**

5 .	0		Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	60	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	1.1	-	2.3	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 147 \mu {\rm A}$	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =60 V, V _{GS} =0 V, T _j =25 °C V _{DS} =60 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	0.75 0.9	0.90 1.1	mΩ	V _{GS} =10 V, I _D =50 A V _{GS} =4.5 V, I _D =25 A	
Gate resistance ¹⁾	R _G	-	2.5	-	Ω	-	
Transconductance	g _{fs}	-	260	-	S	$ V_{DS} \ge 2 I_D R_{DS(on)max}, I_D = 50 A$	

Table 5 **Dynamic characteristics**

Parameter	Cumbal	Values			11	Nata / Taat Candition
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance ¹⁾	Ciss	-	10000	13000	pF	V _{GS} =0 V, V _{DS} =30 V, <i>f</i> =1 MHz
Output capacitance ¹⁾	Coss	-	2000	2700	pF	V _{GS} =0 V, V _{DS} =30 V, <i>f</i> =1 MHz
Reverse transfer capacitance ¹⁾	C _{rss}	-	83	110	pF	V _{GS} =0 V, V _{DS} =30 V, <i>f</i> =1 MHz
Turn-on delay time	$t_{ m d(on)}$	-	7	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.6 Ω
Rise time	t _r	-	12	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.6 Ω
Turn-off delay time	$t_{ m d(off)}$	-	104	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.6 Ω
Fall time	t _f	-	45	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.6 Ω

Gate charge characteristics²⁾ Table 6

Davamatar	Cumbal	Values			11	Nata / Tast Canditian
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q_{gs}	-	25	-	nC	V_{DD} =30 V, I_{D} =50 A, V_{GS} =0 to 4.5 V
Gate charge at threshold	Q _{g(th)}	-	17	-	nC	V_{DD} =30 V, I_{D} =50 A, V_{GS} =0 to 4.5 V
Gate to drain charge	Q _{gd}	-	22	-	nC	V_{DD} =30 V, I_{D} =50 A, V_{GS} =0 to 4.5 V
Switching charge	Q _{sw}	-	30	-	nC	V_{DD} =30 V, I_{D} =50 A, V_{GS} =0 to 4.5 V
Gate charge total ¹⁾	Qg	-	77	103	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 4.5 V
Gate plateau voltage	V _{plateau}	-	2.4	-	V	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 4.5 V
Gate charge total ¹⁾	Qg	-	157	209	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total, sync. FET	Q _{g(sync)}	-	145	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 10 V
Output charge	Qoss	-	127	-	nC	V _{DS} =30 V, V _{GS} =0 V

See Diagram 13 for more detailed information
See "Gate charge waveforms" for parameter definition

OptiMOSTM5 Power-Transistor, 60 V





Table 7 Reverse diode

Parameter	Cymahal		Values	6	11:4	Note / Test Condition	
	Symbol	Min.	Тур.	Max.	Unit		
Diode continuous forward current	Is	-	-	173	Α	T _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	1392	Α	T _C =25 °C	
Diode forward voltage	V _{SD}	-	0.79	1.1	V	V _{GS} =0 V, I _F =50 A, T _j =25 °C	
Reverse recovery time ¹⁾	t _{rr}	-	38	-	ns	V _R =30 V, I _F =50 A, d <i>i</i> _F /d <i>t</i> =400 A/μs	
Reverse recovery charge ¹⁾	Qrr	-	140	-	nC	V _R =30 V, I _F =50 A, d <i>i</i> _F /d <i>t</i> =400 A/μs	





4 Electrical characteristics diagrams






























5 Package Outlines



DIMENSION	MILLIMETERS					
DIMENSION	MIN.	MAX.				
Α	-	1.10				
b	0.34	0.54				
b1	-	0.05				
С	0	.20				
D	4.90	5.10				
D1	4.25	4.45				
E	5.90	6.10				
E1	4.00	4.20				
E2	3.14	3.34				
E3	0.20	0.40				
е	1.27					
K2	(0.37)					
L	0.60 0.80					
L1	0.43 0.63					
L2	(0.25)					

DOCUMENT NO. Z8B00187559
REVISION 01
SCALE 10:1
0 1 2mm
EUROPEAN PROJECTION
ISSUE DATE 14.12.2017

Figure 1 Outline PG-TSON-8-3, dimensions in mm/inches

OptiMOS[™]5 Power-Transistor, 60 V ISC009N06LM5



Revision History

ISC009N06LM5

Revision: 2021-03-08, Rev. 2.0

Previous Revision

Tevious (Cevision					
Revision	Date	Subjects (major changes since last revision)			
2.0	2021-03-08	Release of final version			

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2020 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.