

# **MOSFET** – Power, N-Channel, Ultrafet

100 V, 75 A, 8 m $\Omega$ 

## **HUF75652G3**

#### **Features**

- Ultra Low On-Resistance
  - $r_{DS(ON)} = 0.008 \Omega$ ,  $V_{GS} = 10 V$
- Simulation Models
  - Temperature Compensated PSPICE™ and SABER™ Electrical Models
  - Spice and SABER Thermal Impedance Models
  - www.onsemi.com
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- This Device is Pb–Free, Halogen Free/BFR Free and is RoHS Compliant

#### **Packing**

#### JEDEC TO-247





Figure 1.


1





**TO-247-3LD CASE 340CK** 

#### **MARKING DIAGRAMS**



\$Y = **onsemi** Logo

&Z = Assembly Plant Code &3 = Data Code (Year & Week)

&K = Lot

75652G = Specific Device Code

#### **ORDERING INFORMATION**

Part Number	Package	Brand
HUF75652G3	TO-247-3LD	75652G

### ABSOLUTE MAXIMUM RATINGS $T_{C}$ = 25°C unless otherwise specified

Description	Symbol	Ratings	Units
Drain to Source Voltage (Note 1)	V <sub>DSS</sub>	100	V
Drain to Gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ ) (Note 1)	$V_{DGR}$	100	V
Gate to Source Voltage	V <sub>GS</sub>	+20	V
Drain Current – Continuous ( $T_C$ = 25°C, $V_{GS}$ = 10 V) (Figure 2) – Continuous ( $T_C$ = 100°C, $V_{GS}$ = 10 V) (Figure 2) – Pulsed Drain Current	I <sub>D</sub> I <sub>D</sub> Iрм	75 75 Figure 4	A A
Pulsed Avalanche Rating	UIS	Figures 6	
Power Dissipation  – Derate Above 25°C	P <sub>D</sub>	515 3.44	W W/°C
Operating and Storage Temperature	T <sub>J</sub> , T <sub>STG</sub>	-55 to 175	°C
Maximum Temperature for Soldering  - Leads at 0.063 in (1.6 mm) from Case for 10 s  - Package Body for 10 s, See Techbrief TB334	T <sub>L</sub> T <sub>pkg</sub>	300 260	°C °C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


1.  $T_J = 25^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ .

SYMBOL	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNITS
OFF STATE	SPECIFICATIONS	•					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0$	V (Figure 11)	100	-	_	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 95 V, V <sub>GS</sub> = 0 V		-	-	1	μΑ
		V <sub>DS</sub> = 90 V, V <sub>GS</sub> = 0 V, T <sub>C</sub> = 150°C		-	-	250	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V		-	-	±100	nA
ON STATE	SPECIFICATIONS	•					· <u>.</u> L
V <sub>GS(TH)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250$	μΑ (Figure 10)	2	-	4	٧
r <sub>DS(ON)</sub>	Drain to Source On Resistance	I <sub>D</sub> = 75 A, V <sub>GS</sub> = 10 V (Figure 9)		-	0.0067	0.008	Ω
THERMAL	SPECIFICATIONS	•			•	•	
$R_{ heta JC}$	Thermal Resistance Junction to Case	TO-247		-	-	0.29	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient			-	-	30	°C/W
SWITCHING	G SPECIFICATIONS (V <sub>GS</sub> = 10 V)						
t <sub>ON</sub>	Turn-On Time	$V_{DD}$ = 50 V, $I_D \cong$ 75 A, $V_{GS}$ = 10 V, $R_{GS}$ = 2.0 $\Omega$		-	-	320	ns
t <sub>d(ON)</sub>	Turn-On Delay Time			-	18.5	_	ns
t <sub>r</sub>	Rise Time			-	195	_	ns
td <sub>(OFF)</sub>	Turn-Off Delay Time			-	80	_	ns
t <sub>f</sub>	Fall Time			1	190	_	ns
t <sub>OFF</sub>	Turn-Off Time			-	_	410	ns
GATE CHA	RGE SPECIFICATIONS						
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 0 V \text{ to } 20 V$	$V_{DD} = 50 \text{ V}, I_D = 75 \text{ A},$	-	393	475	nC
Q <sub>g(10)</sub>	Gate Charge at 10 V	V <sub>GS</sub> = 0 V to 10 V	I <sub>g(REF)</sub> = 1.0 mA (Figures 13)	-	211	255	nC
$Q_{g(TH)}$	Threshold Gate Charge	V <sub>GS</sub> = 0 V to 2 V	(5	-	14	16.5	nC
$Q_{gs}$	Gate to Source Gate Charge			-	26	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge			-	74	_	nC
CAPACITAI	NCE SPECIFICATIONS						
C <sub>ISS</sub>	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}$	V,	-	7585	-	pF
C <sub>OSS</sub>	Output Capacitance	f = 1 MHz (Figure 12)		-	2345	-	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance			_	630	_	pF

### SOURCE TO DRAIN DIODE SPECIFICATIONS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>SD</sub>	Source to Drain Diode Voltage	I <sub>SD</sub> = 75 A	-	-	1.25	V
		I <sub>SD</sub> = 35 A	-	-	1.00	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>SD</sub> = 75 A, dI <sub>SD</sub> /dt = 100 A/μs	-	-	150	ns
Q <sub>RR</sub>	Reverse Recovered Charge	I <sub>SD</sub> = 75 A, dI <sub>SD</sub> /dt = 100 A/μs	-	-	490	nC

#### **TYPICAL PERFORMANCE CURVES**






Figure 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

Figure 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




Figure 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




Figure 4. PEAK CURRENT CAPABILITY

#### TYPICAL PERFORMANCE CURVES (continued)




Figure 5. FORWARD BIAS SAFE OPERATING AREA




Figure 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




Figure 7. TRANSFER CHARACTERISTICS




Figure 8. SATURATION CHARACTERISTICS




Figure 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATU





Figure 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE

#### TYPICAL PERFORMANCE CURVES (continued)






Figure 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

Figure 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE





Figure 13. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT

#### **TEST CIRCUITS AND WAVEFORMS**



DEVDSS

VDS

VDS

VDD

VDD

Figure 14. UNCLAMPED ENERGY TEST CIRCUIT

Figure 15. UNCLAMPED ENERGY WAVEFORMS




Figure 16. GATE CHARGE TEST CIRCUIT




Figure 17. GATE CHARGE WAVEFORM




Figure 18. SWITCHING TIME TEST CIRCUIT





Figure 19. SWITCHING TIME WAVEFORM

#### **PSPICE Electrical Model**

```
.SUBCKT HUF75652 2 1 3; rev 11 May 1999
```

CA 12 8 11.0e-9 CB 15 14 11.4e-9 CIN 6 8 6.95e-9



VBAT 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51) / ABS(V(5,51)))\*(PWR(V(5,51)/(1e-6\*455),2))}

```
.MODEL DBODYMOD D (IS = 6.55e-12 IKF = 30 RS = 1.69e-3 TR$1.95e-3 TR$2 = 1.05e-6 CJO = 8.71e-9 TT = 7.81e-8 M = 0.50)
.MODEL DBREAKMOD D (RS = 1.45e- 1TR$1 = 1.02e- 4TR$2 = 1.11e-7)
.MODEL DPLCAPMOD D (CJO = 1.00e- 8IS = 1e-3 0N = 1 M = 0.85)
.MODEL MMEDMOD NMOS (VTO = 2.91 KP = 6.50 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 0.85)
.MODEL MSTROMOD NMOS (VTO = 3.37 KP = 205 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)
.MODEL MWEAKMOD NMOS (VTO = 2.56 KP = 0.10 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 8.5)
.MODEL RBREAKMOD RES (TC1 = 1.09e- 3TC2 = 1.04e-7)
.MODEL RBRAKMOD RES (TC1 = 1.38e-2 TC2 = 3.75e-5)
.MODEL RSLCMOD RES (TC1 = 1.05e-4 TC2 = 2.13e-7)
.MODEL RSOURCEMOD RES (TC1 = 0 TC2 = 0)
.MODEL RVTHRESMOD RES (TC1 = -2.92e-3 TC2 = -1.48e-5)
.MODEL RVTHRESMOD RES (TC1 = -3.0e- 3TC2 = 1.21e-6)
.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -5.0 VOFF = -3.0)
.MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.0 VOFF = 0.0)
.MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.0 VOFF = -2.0)
```

.ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank W heatley.

#### SABER Electrical Model

```
REV 11 May 1999
template ta75652 n2,n1,n3
electrical n2,n1,n3
var i iscl
d..model dbodymod = (is = 6.55e-12, cjo = 8.71e-9, tt = 7.81e-8, m = 0.50)
d..model dbreakmod = ()
d..model dplcapmod = (cjo = 1.0e-8, is = 1e-30, n=1, m = 0.85)
m..model mmedmod = (type=_n, vto = 2.91, kp = 6.5, is = 1e-30, tox = 1) m..model mstrongmod = (type=_n, vto = 3.37, kp = 205, is = 1e-30, tox = 1)
m..model mweakmod = (type=_n, vto = 2.56, kp = 0.1, is = 1e-30, tox = 1)
                                                                                                                                      LDRAIN
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -5, voff = -3)
                                                                                      DPLCAP
                                                                                                                                                 DRAIN
sw_vcsp..model s1bmod = (ron =1e-5, roff = 0.1, von = -3, voff = -5)
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -2, voff = 0)
                                                                                 10
                                                                                                                                     RLDRAIN
sw vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 0, voff = -2)
                                                                                                   RSLC1
                                                                                                                RDBREAK
                                                                                                   51
c.ca n12 n8 = 11.0e-9
                                                                                   RSLC<sub>2</sub>
c.cb n15 n14 = 11.4e-9
                                                                                                                         72
                                                                                                                                     RDBODY
                                                                                                     ISCL
c.cin n6 n8 = 6.95e-9
                                                                                                                 DBREAK
                                                                                                   50
d.dbody n7 n71 = model=dbodymod
                                                                                                   RDRAIN
d.dbreak n72 n11 = model=dbreakmod
                                                                         ESG
                                                                                                                          11
d.dplcap n10 n5 = model=dplcapmod
                                                                                      EVTHRES
                                                                                                   21
                                                                                         <u>19</u>
8
                                                                                                                   MWEAK
i.it n8 n17 = 1
                                                                       EVTEMP
                                                     LGATE
                                                                                                                                     DBODY
                                            GATE
                                                               RGATE
                                                                          18
22
                                                                                                                    EBREAł
                                                                                                     MMED
Lldrain n2 n5 = 1e-9
                                                                      20
I.lgate n1 n9 = 5.74e-9
                                                                                                 MSTRO
                                                    RLGATE
I.Isource n3 n7 = 4.65e-9
                                                                                                                                     LSOURCE
                                                                                            CIN
                                                                                                                                                SOURCE
                                                                                                       8
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
                                                                                                                  RSOURCE
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
                                                                                                                                    RLSOURCE
                                                                        S<sub>1</sub>A
res.rbreak n17 n18 = 1, tc1 = 1.09e–3, tc2 = 1.04e–7 res.rdbody n71 n5 = 1.69e–3, tc1 = 1.95e–3, tc2 = 1.05e–6
                                                                                                                       RBREAK
                                                                                           15
                                                                                                                   17
                                                                                                                                   18
res.rdbreak n72 n5 = 1.45e-1, tc1 = 1.02e-4, tc2 = 1.11e-7
                                                                                                                                   RVTEMP
res.rdrain n50 n16 = 2.80e-3, tc1 = 1.38e-2, tc2 = 3.75e-5
                                                                        S<sub>1</sub>B
                                                                                   oS2B
res.rgate n9 n20 = 0.85
                                                                                            CB
                                                                                                                                   19
                                                                 CA
res.rldrain n2 n5 = 10
                                                                                                                 IT
res.rlgate n1 n9 = 57.4
                                                                                                                                     VBAT
res.rlsource n3 n7 = 46.5
                                                                            EGS
                                                                                               8
                                                                                         EDS
res.rslc1 n5 n51 = 1e-6, tc1 = 1.05e-4, tc2 = 2.13e-7
                                                                                                               8
res.rslc2 n5 n50 = 1e3
                                                                                                                                  22
res.rsource n8 n7 = 2.50e-3, tc1 = 0, tc2 = 0 res.rvtemp n18 n19 = 1, tc1 = -3.0e-3, tc2 = 1.21e-6
                                                                                                                       RVTHRES
res.rvthres n22 n8 = 1, tc1 = -2.92e-3, tc2 = -1.48e-5
spe.ebreak n11 n7 n17 n18 = 117.5
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
sw vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
(v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/455))**2))
```

#### SPICE Thermal Model

REV 1April 1999

HUF75652T


CTHERM1 th 6 9.75e-3
CTHERM2 6 5 3.90e-2
CTHERM3 5 4 2.50e-2
CTHERM4 4 3 2.95e-2
CTHERM5 3 2 6.55e-2
CTHERM6 2 tl 12.55

RTHERM1 th 6 1.96e-3
RTHERM2 6 5 4.89e-3
RTHERM3 5 4 1.38e-2
RTHERM4 4 3 7.73e-2
RTHERM5 3 2 1.17e-1
RTHERM6 2 tl 1.55e-2

#### SABER Thermal Model

SABER thermal model HUF75652T

```
template thermal_model th tI thermal_c th, tI \{ ctherm.ctherm1 th 6 = 9.75e-3 ctherm.ctherm2 6 5 = 3.90e-2 ctherm.ctherm3 5 4 = 2.50e-2 ctherm.ctherm4 4 3 = 2.95e-2 ctherm.ctherm5 3 2 = 6.55e-2 ctherm.ctherm6 2 tI = 12.55 rtherm.rtherm1 th 6 = 1.96e-3 rtherm.rtherm2 6 5 = 4.89e-3 rtherm.rtherm3 5 4 = 1.38e-2 rtherm.rtherm4 4 3 = 7.73e-2 rtherm.rtherm5 3 2 = 1.17e-1 rtherm.rtherm6 2 tI = 1.55e-2
```




PSPICE is a trademark of MicroSim Corporation. Saber is a registered trademark of Sabremark Limited Partnership.



#### TO-247-3LD SHORT LEAD

CASE 340CK ISSUE A





- A. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- B. ALL DIMENSIONS ARE IN MILLIMETERS.
- C. DRAWING CONFORMS TO ASME Y14.5 2009.
- D. DIMENSION A1 TO BE MEASURED IN THE REGION DEFINED BY L1.
- E. LEAD FINISH IS UNCONTROLLED IN THE REGION DEFINED BY L1.

# GENERIC MARKING DIAGRAM\*



XXXX = Specific Device Code


A = Assembly Location

Y = Year

WW = Work Week

ZZ = Assembly Lot Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



DIM	MILLIMETERS					
DIIVI	MIN	NOM	MAX			
Α	4.58	4.70	4.82			
A1	2.20	2.40	2.60			
A2	1.40	1.50	1.60			
b	1.17	1.26	1.35			
b2	1.53	1.65	1.77			
b4	2.42	2.54	2.66			
С	0.51	0.61	0.71			
D	20.32	20.57	20.82			
D1	13.08	~	~			
D2	0.51	0.93	1.35			
E	15.37	15.62	15.87			
E1	12.81	~	~			
E2	4.96	5.08	5.20			
е	~	5.56	~			
L	15.75	16.00	16.25			
L1	3.69	3.81	3.93			
ØΡ	3.51	3.58	3.65			
Ø <b>P1</b>	6.60	6.80	7.00			
Q	5.34	5.46	5.58			
S	5.34	5.46	5.58			

DOCUMENT NUMBER:	98AON13851G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	N: TO-247-3LD SHORT LEAD		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales