





Automotive-grade N-channel 40 V, 2.5 mΩ typ., 119 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package



PowerFLAT™ 5x6



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STL117N4LF7AG	40 V	3.5 mΩ	119 A

- AEC-Q101 qualified
- Among the lowest R_{DS(on)} on the market
- · Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- · High avalanche ruggedness
- · Wettable flank package

Applications

· Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Maturity status link			
STL117N4LF7AG			
Device summary			
Order code	STL117N4LF7AG		
Marking	117N4LF7		
Package	PowerFLAT™ 5x6		
Packing	Tape and reel		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	40	V
V _{GS}	Gate-source voltage	±20	V
I _D	Drain current (continuous) at T _C = 25 °C	119	Α
I _D	Drain current (continuous) at T _c = 100 °C	84	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	476	Α
P _{TOT}	Total dissipation at T _C = 25 °C	94	W
T _j	Operating junction temperature range	EE to 17E	°C
T _{stg}	Storage temperature range	-55 to 175	C

^{1.} Pulse width limited by safe operating area

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.6	°C/W
R _{thj-pcb} (1)	Thermal resistance junction-pcb	32	°C/W

^{1.} When mounted on FR-4 board of 1 inch², 20z Cu, t < 10 s.

DS11591 - Rev 6 page 2/17

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 3. On/Off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0 V	40			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 40 V			10	μА
I _{GSS}	Gate-body leakage current	V _{GS} = ±20 V, V _{DS} = 0 V			100	nA
V _{GS(th)}	Gate threshold voltage	V_{DS} = V_{GS} , I_D = 250 μA	1.5		2.5	V
Pno	Static drain-source	V _{GS} = 10 V, I _D = 13 A		2.5	3.5	mΩ
R _{DS(on)}	on-resistance	V_{GS} = 4.5 V, I_{D} = 13 A		3.4	5	11122

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V = 25 V f = 4 MH=	-	1780	-	pF
C _{oss}	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$	-	517	-	pF
C _{rss}	Reverse transfer capacitance	VGS - 0 V	-	58	-	pF
Qg	Total gate charge	$V_{DD} = 20 \text{ V}, I_D = 26 \text{ A},$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	27.6	-	nC
Q _{gs}	Gate-source charge		-	5.8	-	nC
Q _{gd}	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	-	5.7	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 32 V, I _D = 13 A,	-	12	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13. Test circuit for	-	11	-	ns
t _{d(off)}	Turn-off delay time	resistive load switching times	-	48.3	-	ns
t _f	Fall time	and Figure 18. Switching time waveform)	-	18	-	ns

Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current				119	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)				476	Α
V _{SD} (2)	Source-Drain voltage	I _{SD} = 26 A, V _{GS} = 0 V	-		1.3	V

DS11591 - Rev 6 page 3/17




Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{rr}	Reverse recovery time	I _{SD} = 26 A, di/dt = 100 A/μs	-	38		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 32 V (see Figure 15. Test circuit for inductive	-	36		nC
I _{RRM}	Reverse recovery current	load switching and diode recovery times)	-	1.9		А


- 1. Pulse width limited by safe operating area.
- 2. Pulsed: pulse duration = 300 μs, duty cycle 1.5%


DS11591 - Rev 6 page 4/17




2.1 Electrical characteristics (curves)









DS11591 - Rev 6 page 5/17



Figure 6. Static drain-source on-resistance




Figure 7. Normalized $V_{(BR)DSS}$ vs. temperature




Figure 8. Capacitance variations




Figure 9. Gate charge vs gate-source voltage




Figure 10. Normalized V_{GS(th)} vs. temperature






Figure 11. Normalized R_{DS(on)} vs. temperature



DS11591 - Rev 6 page 6/17





DS11591 - Rev 6 page 7/17



3 **Test circuits**

Figure 13. Test circuit for resistive load switching times




Figure 14. Test circuit for gate charge behavior




Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit AM01471v1

Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS11591 - Rev 6 page 8/17



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS11591 - Rev 6 page 9/17



4.1 PowerFLAT™ 5x6 WF type C package information

Figure 19. PowerFLAT™ 5x6 WF type C package outline



8231817_WF_typeC_r16

DS11591 - Rev 6 page 10/17



Table 7. PowerFLAT™ 5x6 WF type C mechanical data

Dim.		mm	
DIM.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
Е	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
K	1.05		1.35
L	0.90	1.00	1.10
L1	0.175	0.275	0.375
θ	0°		12°

DS11591 - Rev 6 page 11/17



-5.40 --4.60 — - 3.15 — -1.90 - 0.46 0.80 --- 1.65-0.80 -6.60 -1.25-0.90 0.65 (x4)--1.27 - — 3.81 —

Figure 20. PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)


8231817_FOOTPRINT_rev16

page 12/17



4.2 PowerFLAT 5x6 WF packing information

Figure 21. PowerFLAT™ 5x6 WF tape (dimensions are in mm)




- Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is \pm 0.20 .
- (III) Measured from centreline of sprocket hole to centreline of pocket.

Base and bulk qua ntity 3000 pcs

8234350_TapeWF_rev_C

Figure 22. PowerFLAT™ 5x6 package orientation in carrier tape



DS11591 - Rev 6 page 13/17



Figure 23. PowerFLAT™ 5x6 reel (dimensions are in mm)

DS11591 - Rev 6 page 14/17



Revision history

Table 8. Document revision history

Date	Revision	Changes
06-Apr-2016	1	First release.
13-Sep-2016	2	Updated Table 4: "On/Off states".
29-Jun-2017	3	Modified Table 4: "On/Off states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source-drain diode". Added Section 2.1: "Electrical characteristics (curves)".
		Minor text changes.
27-Jul-2017	4	Updated title and features in cover page. Document status updated from preliminary to production data.
02-Feb-2018	5	Removed maturity status indication from cover page. Modified <i>Figure 6. Transfer characteristics</i> . Minor text changes.
05-Jun-2018	6	Updated Table 6. Source-drain diode.

DS11591 - Rev 6 page 15/17



Contents

1	Elec	trical ratingstrical ratings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	8
4	Pacl	kage information	9
	4.1	PowerFLAT™ 5x6 WF type C package information	9
	4.2	PowerFLAT 5x6 WF packing information	12
Rev	ision	history	15



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS11591 - Rev 6 page 17/17