



### **Application**


- Brushed Motor drive applications
- BLDC Motor drive applications
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC Inverters

#### **Benefits**

- Improved Gate, Avalanche and Dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dv/dt and di/dt Capability
- Lead-Free, RoHS Compliant

### DirectFET® N-Channel Power MOSFET

V <sub>DSS</sub>	40V
R <sub>DS(on)</sub> typ.	0.95m $\Omega$
max	1.20mΩ
I <sub>D (Silicon Limited)</sub>	217A
D (double-sided cooling)	330A





Dage west somebox	Dookses Tyres	Standard Pack	Ouderable Deut Normber		
Base part number	Package Type	Form	Quantity	Orderable Part Number	
IRF7480MPbF	DirectFET® ME	Tape and Reel	4800	IRF7480MTRPbF	




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature



**Absolute Maximum Ratings** 

Symbol	Parameter	Max.	Units
$I_D$ @ $T_C$ (top)= 25°C $T_C$ (bottom)= 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (double-sided cooling)	330	
$I_D$ @ $T_C$ = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	217	
$I_D @ T_C = 100^{\circ}C$	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	137	Α
I <sub>DM</sub>	Pulsed Drain Current ①	868	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	96	W
	Linear Derating Factor	0.77	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
$T_J$	Operating Junction and	-55 to + 150	°C
T <sub>STG</sub>	Storage Temperature Range		C

### **Avalanche Characteristics**

E <sub>AS</sub> (Thermally limited)	Single Pulse Avalanche Energy ②	81	m l
E <sub>AS</sub> (Thermally limited)	Single Pulse Avalanche Energy	206	mJ
I <sub>AR</sub>	Avalanche Current ①	Coo Fig 15 16 220 22h	Α
$E_AR$	Repetitive Avalanche Energy ①	See Fig.15,16, 23a, 23b	mJ

### **Thermal Resistance**

Symbol	Parameter	Тур.	Max.	Units
$R_{ hetaJA}$	Junction-to-Ambient <b>●</b>		45	
$R_{\theta JA}$	Junction-to-Ambient €	12.5		
$R_{\theta JA}$	Junction-to-Ambient <b>②</b>	20		°C/W
$R_{ heta JC}$	Junction-to-Case 4 ®		1.3	
$R_{ heta J ext{-PCB}}$	Junction-to-PCB Mounted	0.75		

Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	40			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		30		mV/°C	Reference to 25°C, I <sub>D</sub> = 1.0mA①
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		0.95	1.20	0	V <sub>GS</sub> = 10V, I <sub>D</sub> = 132A ④
			1.60		mΩ	V <sub>GS</sub> = 6.0V, I <sub>D</sub> = 66A ④
$V_{GS(th)}$	Gate Threshold Voltage	2.1	3.0	3.9	V	$V_{DS} = V_{GS}, I_{D} = 150 \mu A$
	Dunin to Course Lealure Current			1.0		V <sub>DS</sub> = 40V, V <sub>GS</sub> = 0V
I <sub>DSS</sub>	Drain-to-Source Leakage Current			150	μA	$V_{DS} = 40V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	^	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage			-100	nA	V <sub>GS</sub> = -20V
$R_G$	Internal Gate Resistance		0.81		Ω	

### Notes:

- Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- Used double sided cooling , mounting pad with large heatsink.
- **4** TC measured with thermocouple mounted to top (Drain) of part.



 Surface mounted on 1 in. square Cu board (still air).



Mounted to a PCB with small clip heatsink (still air)



Mounted on minimum footprint full size board with metalized back and with small clip heatsink (still air)



Dynamic @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	370			S	$V_{DS} = 10V, I_{D} = 132A$
$Q_g$	Total Gate Charge		123	185		I <sub>D</sub> = 132A
$Q_{gs}$	Gate-to-Source Charge		31		nC	V <sub>DS</sub> =20V
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		44		IIC	V <sub>GS</sub> = 10V ④
Q <sub>sync</sub>	Total Gate Charge Sync. (Q <sub>g</sub> - Q <sub>gd</sub> )		79			$I_D = 132A, V_{DS} = 0V, V_{GS} = 10V$
$t_{d(on)}$	Turn-On Delay Time		21			$V_{DD} = 20V$
t <sub>r</sub>	Rise Time		70		200	$I_D = 30A$
$t_{d(off)}$	Turn-Off Delay Time		68		ns	$R_G = 2.7\Omega$
t <sub>f</sub>	Fall Time		58			V <sub>GS</sub> = 10V ④
C <sub>iss</sub>	Input Capacitance		6680			$V_{GS} = 0V$
Coss	Output Capacitance		1035			V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance		700		рF	f = 1.0MHz
C <sub>oss</sub> eff. (ER)	Effective Output Capacitance (Energy Related)		1240			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 32V  $
C <sub>oss</sub> eff. (TR)	Effective Output Capacitance (Time Related)		1515			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 32V $

### **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			87		MOSFET symbol
	(Body Diode)			07		showing the
I <sub>SM</sub>	Pulsed Source Current			868	Α	integral reverse
	(Body Diode) ①			000		p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.2	٧	$T_J = 25^{\circ}C, I_S = 132A, V_{GS} = 0V$
dv/dt	Peak Diode Recovery ③		2.4		V/ns	$T_J = 150^{\circ}C, I_S = 132A,$ $V_{DS} = 40V$
t <sub>rr</sub>	Reverse Recovery Time		44		no	$T_J = 25^{\circ} C$ $V_R = 34V$ , $T_J = 125^{\circ} C$ $I_F = 132A$
			46			
$Q_{rr}$	Reverse Recovery Charge		56		200	$T_J = 25^{\circ}C$ di/dt = 100A/ $\mu$ s @
			63		nC	T <sub>J</sub> = 125°C
I <sub>RRM</sub>	Reverse Recovery Current		2.1		Α	T <sub>J</sub> = 25°C

### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by  $T_J$ max, starting  $T_J$  = 25°C, L = 0.009mH,  $R_G$  = 50 $\Omega$ ,  $I_{AS}$  = 132A,  $V_{GS}$  =10V.
- ③  $I_{SD} \le 132A$ , di/dt ≤ 920A/µs,  $V_{DD} \le V(BR)DSS$ ,  $T_{J} \le 150$ °C.
- ④ Pulse width  $\leq$  400µs; duty cycle  $\leq$  2%.
- $\odot$  C<sub>oss</sub> eff. (TR) is a fixed capacitance that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.
- ⑥ Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while VDS is rising from 0 to 80% VDSS.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note # AN-994. <a href="http://www.irf.com/technical-info/appnotes/an-994.pdf">http://www.irf.com/technical-info/appnotes/an-994.pdf</a>
- ® R<sub>θ</sub> is measured at T<sub>J</sub> approximately 90°C.
- Limited by  $T_{Jmax}$ , starting  $T_J = 25$  °C, L = 1mH,  $R_G = 50$ Ω,  $I_{AS} = 20$ A,  $V_{GS} = 10$ V.






Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 4. Typical Output Characteristics




Fig 6. Normalized On-Resistance vs. Temperature




Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 11. Drain-to-Source Breakdown Voltage




Fig 10. Maximum Safe Operating Area




Fig 12. Typical Coss Stored Energy




Fig 13. Typical On-Resistance vs. Drain Current

2016-5-4






Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 15. Avalanche Current vs. Pulse Width




Fig 16. Maximum Avalanche Energy vs. Temperature

# Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{\text{jmax}}$ . This is validated for every part type.

- Safe operation in Avalanche is allowed as long asT<sub>jmax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. P<sub>D (ave)</sub> = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- ΔT = Allowable rise in junction temperature, not to exceed T<sub>jmax</sub> (assumed as 25°C in Figure 14, 15).

 $t_{av}$  = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

 $Z_{\text{thJC}}(D,\,t_{\text{av}}) = \text{Transient thermal resistance, see Figures 13)}$ 

PD (ave) = 1/2 ( 1.3·BV· $I_{av}$ ) =  $\Delta T/Z_{thJC}$ 

 $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$ 

 $E_{AS (AR)} = P_{D (ave)} t_{av}$ 






Fig 17. Threshold Voltage vs. Temperature




Fig 19. Typical Recovery Current vs. dif/dt




Fig 18. Typical Recovery Current vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt




Fig 21. Typical Stored Charge vs. dif/dt






Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 23b. Unclamped Inductive Waveforms




Fig 24a. Switching Time Test Circuit




Fig 24b. Switching Time Waveforms




Fig 25a. Gate Charge Test Circuit





Fig 25b. Gate Charge Waveform

8



# DirectFET® Board Footprint, ME Outline (Medium Size Can, E-Designation)

Please see DirectFET<sup>®</sup> application note AN-1035 for all details regarding the assembly of DirectFET<sup>®</sup>. This includes all recommendations for stencil and substrate designs.




Note: For the most current drawing please refer to IR website at <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>



# DirectFET® Outline Dimension, ME Outline (Medium Size Can, E-Designation)


Please see DirectFET® application note AN-1035 for all details regarding the assembly of DirectFET®. This includes all recommendations for stencil and substrate designs.



DIMENSIONS					
	MEI	RIC	IMPE	RIAL	
CODE	MIN	MAX	MIN	MAX	
Α	6.25	6.35	0.246	0.250	
В	4.80	5.05	0.189	0.199	
С	3.85	3.95	0.152	0.156	
D	0.35	0.45	0.014	0.018	
Е	0.58	0.62	0.023	0.024	
F	1.08	1.12	0.043	0.044	
G	0.93	0.97	0.037	0.038	
Н	1.28	1.32	0.050	0.052	
J	0.38	0.42	0.015	0.017	
J1	0.58	0.62	0.023	0.024	
К	0.88	0.92	0.035	0.036	
L	2.08	2.12	0.082	0.083	
L1	3.63	3.67	0.143	0.144	
М	0.59	0.70	0.023	0.028	
N	0.02	0.08	0.0008	0.003	
Р	0.08	0.17	0.003	0.007	

Dimensions are shown in millimeters (inches)


## DirectFET® Part Marking



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/




### DirectFET® Tape & Reel Dimension (Showing component orientation).



NOTE: Controlling dimensions in mm Std reel quantity is 4800 parts. (ordered as IRF7480MTRPBF). For 1000 parts on 7" reel, order  $\,$  IRF7480MTR1PBF

	REEL DIMENSIONS							
S <sup>-</sup>	TANDARI	OPTION	(QTY 48	00)	TR	OPTION	(QTY 10	00)
	ME	TRIC	IMP	ERIAL	ME	TRIC	IMP	ERIAL
CODE	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	330.0	N.C	12.992	N.C	177.77	N.C	6.9	N.C
В	20.2	N.C	0.795	N.C	19.06	N.C	0.75	N.C
С	12.8	13.2	0.504	0.520	13.5	12.8	0.53	0.50
D	1.5	N.C	0.059	N.C	1.5	N.C	0.059	N.C
Е	100.0	N.C	3.937	N.C	58.72	N.C	2.31	N.C
F	N.C	18.4	N.C	0.724	N.C	13.50	N.C	0.53
G	12.4	14.4	0.488	0.567	11.9	12.01	0.47	N.C
Н	11.9	15.4	0.469	0.606	11.9	12.01	0.47	N.C

### LOADED TAPE FEED DIRECTION



NOTE: CONTROLLING DIMENSIONS IN MM

DIMENSIONS					
	MET	TRIC	IMPE	RIAL	
CODE	MIN	MAX	MIN	MAX	
Α	7.90	8.10	0.311	0.319	
В	3.90	4.10	0.154	0.161	
С	11.90	12.30	0.469	0.484	
D	5.45	5.55	0.215	0.219	
E	5.10	5.30	0.201	0.209	
F	6.50	6.70	0.256	0.264	
G	1.50	N.C	0.059	N.C	
Н	1.50	1.60	0.059	0.063	

Note: For the most current drawing please refer to IR website at <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>



### Qualification Information<sup>†</sup>

Qualification Level	Industrial * (per JEDEC JESD47F <sup>††</sup> guidelines)				
Moisture Sensitivity Level	DFET 1.5	MSL1 (per JEDEC J-STD-020D <sup>††)</sup>			
RoHS Compliant	Yes				

- † Qualification standards can be found at International Rectifier's web site http://www.irf.com/product-info/reliability
- †† Applicable version of JEDEC standard at the time of product release.

### **Revision History**

Date	Comments
11/07/2014	<ul> <li>Updated E<sub>AS (L=1mH)</sub> = 206mJ on page 2</li> <li>Updated note 9 "Limited by T<sub>Jmax</sub>, starting T<sub>J</sub> = 25°C, L = 1mH, R<sub>G</sub> = 50Ω, I<sub>AS</sub> = 20A, V<sub>GS</sub> =10V" on page 3</li> <li>Updated RθJA from "60°C/W" to "45°C/W" on page 2.</li> </ul>
05/14/2015	Updated registered trademark from DirectFET <sup>™</sup> to DirectFET <sup>®</sup> on page 1,9 and 10.
05/04/2016	<ul> <li>Updated datasheet with corporate template.</li> <li>Added ID (double- sided cooling) = 300A on pages1 and 2.</li> </ul>

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

### **IMPORTANT NOTICE**

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<a href="https://www.infineon.com">www.infineon.com</a>).

**WARNINGS** 

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

<sup>\*</sup> Industrial qualification standards except autoclave test conditions.