

AONS66612

60V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGTTM technology
- Low R_{DS(ON)}
 Low Gate Charge
- Optimized for Fast-Switching Applications
- RoHS and Halogen-Free Compliant

Applications

- Synchronous Rectification in DC/DC and AC/DC Converters
- Industrial and Motor Drive applications

Product Summary

 $V_{\text{DS}} \\$ 60V I_D (at $V_{GS}=10V$) 268A R_{DS(ON)} (at V_{GS}=10V) < 1.65mΩ $R_{DS(ON)}$ (at V_{GS} =6V) < 2.5mΩ

100% UIS Tested 100% Rg Tested



DFN5x6 Top View **Top View Bottom View** 8 D S [1 • 7 D S [2 S [3 6 D G [4 5 D

Orderable Part Number Package Type		Form	Minimum Order Quantity		
AONS66612	DFN 5x6	Tape & Reel	3000		

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V_{DS}	60	V	
Gate-Source Voltag	е	V_{GS}	±20	V	
Continuous Drain	T _C =25°C	1-	268		
Current	T _C =100°C	I _D	170	А	
Pulsed Drain Current ^Ĉ		I _{DM}	900		
Continuous Drain T _A =25°C		1	46	А	
Current	T _A =70°C	IDSM	37	^	
Avalanche Current ⁰		I _{AS}	48	А	
Avalanche energy	L=0.3mH ^C	E _{AS}	346	mJ	
	T _C =25°C	P _D	208	W	
Power Dissipation ^B	T _C =100°C	I D	83	VV	
	T _A =25°C	Р	6.2	W	
Power Dissipation ^A T _A =70°C		P _{DSM}	4.0	VV	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol	Symbol Typ Max		Units	
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta,JA}$	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	ТЧДА	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.46	0.6	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC I	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		60			V
	Zero Gate Voltage Drain Current	V_{DS} =60V, V_{GS} =0V				1	μA
I _{DSS}			T _J =55°C			5	μΛ
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS,}I_{D}=250\mu A$		2.3	2.85	3.5	V
		V_{GS} =10V, I_D =20A			1.4	1.65	mΩ
$R_{DS(ON)}$	Static Drain-Source On-Resistance		T _J =125°C		2.25	2.7	
		$V_{GS}=6V$, $I_D=20A$			2.0	2.5	mΩ
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =20A	$V_{DS}=5V$, $I_{D}=20A$		100		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.67	1	V
Is	Maximum Body-Diode Continuous Current					120	Α
DYNAMIC	C PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =30V, f=1MHz			5300		pF
Coss	Output Capacitance				1500		pF
C _{rss}	Reverse Transfer Capacitance			50		pF	
R_g	Gate resistance	f=1MHz		0.4	0.9	1.4	Ω
SWITCH	NG PARAMETERS						
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =30V, I _D =20A			78	110	nC
Q_{gs}	Gate Source Charge				20		nC
Q_{gd}	Gate Drain Charge				20		nC
Q _{oss}	Output Charge	V _{GS} =0V, V _{DS} =30V			92		nC
$t_{D(on)}$	Turn-On DelayTime				18		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =30V, R_L =1.5 Ω , R_{GEN} =3 Ω			10		ns
$t_{D(off)}$	Turn-Off DelayTime				40		ns
t _f	Turn-Off Fall Time				13		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			30		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs			135		nC

A. The value of R_{BJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{0JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

Rev.2.2: September 2024 www.aosmd.com Page 2 of 6

the user's specific board design.

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =150° C. D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating.


G. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




 $\label{eq:local_potential} \mathbf{I_{D}}\left(\mathbf{A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note G)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Figure D: Diode Recovery Test Circuit & Waveforms



Rev.2.2: September 2024 **www.aosmd.com** Page 6 of 6