

AON6264E

60V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGTTM technology
- Low R_{DS(ON)}
 Low Gate Charge
 ESD protected

Product Summary

60V I_D (at V_{GS} =10V) 28A $R_{DS(ON)}$ (at $V_{GS}=10V$) $< 9.5 m\Omega$ < 13.3mΩ $R_{DS(ON)}$ (at V_{GS} =4.5V)

Typical ESD protection


100% UIS Tested 100% Rg Tested

HBM Class 2



Applications

- High efficiency power supply
- Secondary synchronus rectifier



Orderable Part Number	Package Type	Form	Minimum Order Quantity				
AON6264E	DFN 5x6	Tape & Reel	3000				
Absolute Maximum Ratings T _A =25°C unless otherwise noted							
Parameter	Symbol	Maximum	Units				

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	60	V	
Gate-Source Voltage		V _{GS}	±20	V	
Continuous Drain	T _C =25°C		28		
Current ^G	T _C =100°C	I _D	28	Α	
Pulsed Drain Current ^C		I _{DM}	110		
Continuous Drain	T _A =25°C		17	Δ.	
Current	T _A =70°C	IDSM	13.5	A	
Avalanche Current C	•	I _{AS}	17	A	
Avalanche energy	L=0.3mH	E _{AS}	43	mJ	
V _{DS} Spike ^T	10µs	V _{SPIKE}	72	V	
	T _C =25°C	Б	37.5	W	
Power Dissipation ^B	T _C =100°C	P _D	15.0	VV	
	T _A =25°C	Б	5.0	10/	
Power Dissipation A	T _A =70°C	P _{DSM}	3.2	W	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C	

Thermal Characteristics					
Parameter		Symbol	Тур	Max	Units
Maximum Junction-to-Ambient A	t ≤ 10s	D	20	25	°C/W
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	45	55	°C/W
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	2.7	3.3	°C/W



Electrical Characteristics (T_{.I}=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		60			V
ı	Zoro Cata Voltago Drain Current	V_{DS} =60V, V_{GS} =0V				1	
I _{DSS}	Zero Gate Voltage Drain Current		T _J =55°C			5	μA
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V	-			±10	μA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		1.4	1.8	2.4	V
		V _{GS} =10V, I _D =20A			7.7	9.5	mΩ
R _{DS(ON)}	Static Drain-Source On-Resistance		T _J =125°C		12.5	15.5	11122
		V_{GS} =4.5V, I_D =20A	-		10.3	13.3	mΩ
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =20A			52		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.72	1	V
I _S	Maximum Body-Diode Continuous Current ^G					28	Α
DYNAMI	C PARAMETERS		-		-		-
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =30V, f=1MHz			1100		pF
Coss	Output Capacitance				300		pF
C_{rss}	Reverse Transfer Capacitance				28		pF
R_g	Gate resistance	f=1MHz		0.6	1.2	2.0	Ω
SWITCH	ING PARAMETERS						
Q _g (10V)	Total Gate Charge				14.5	25	nC
Q _g (4.5V)	Total Gate Charge	\/ -10\/ \/ -20\/	1 -204		7	13	nC
Q_{gs}	Gate Source Charge	-V _{GS} =10V, V _{DS} =30V, I _D =20A			2.5		nC
Q_{gd}	Gate Drain Charge				3.5		nC
t _{D(on)}	Turn-On DelayTime				6.5		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =30V, R_L =1.5 Ω , R_{GEN} =3 Ω			3.5		ns
$t_{D(off)}$	Turn-Off DelayTime				22		ns
t _f	Turn-Off Fall Time				3		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			19		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs			65		nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{⊕JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature T_{J(MAX)}=150° C.

D. The R_{0JA} is the sum of the thermal impedance from junction to case R_{0JC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150 $^{\circ}$ C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. I. The spike duty cycle 5% max, limited by junction temperature TJ(MAX)=125° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




I_D (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{GS} (Volts)
Figure 2: Transfer Characteristics (Note E)




Temperature (°C)
Figure 4: On-Resistance vs. Junction
Temperature (Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





T_{CASE} (° C)
Figure 12: Power De-rating (Note F)

T_{CASE} (° C) Figure 13: Current De-rating (Note F)



Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

