

# STL140N4F7AG

# Automotive-grade N-channel 40 V, 2.1 mΩ typ., 120 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	l <sub>D</sub>
STL140N4F7AG	40 V	2.5 mΩ	120 A



- AEC-Q101 qualified
- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness
- Wettable flank package

### **Applications**

Switching applications

### **Description**

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1: Device summary** 

Order code	Marking	Package	Packaging
STL140N4F7AG	140N4F7	PowerFLAT <sup>™</sup> 5x6	Tape and reel

Contents STL140N4F7AG

# Contents

1	Electric	eal ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	5
3	Test cir	cuits	7
4	Packag	e information	8
	4.1	PowerFLAT™ 5x6 package information	8
	4.2	PowerFLAT™ 5x6 packing information	11
5	Revisio	n history	13

STL140N4F7AG Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	40	V
$V_{GS}$	Gate-source voltage	±20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	120	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C 120		Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed) 480		Α
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at T <sub>C</sub> = 25 °C	111	W
I <sub>AV</sub>	Avalanche current, repetitive (pulse width limited by maximum junction temperature)	16	Α
Eas	Single pulse avalanche energy (T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AV</sub> , V <sub>DD</sub> = 25 V)	260	mJ
T <sub>stg</sub>	Storage temperature range	-55 to 175	°C
Tj	Operating junction temperature range		C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb max.	31.3	°C/W
R <sub>thj-case</sub>	Thermal resistance junction-case max.	1.35	°C/W

#### Notes:

 $<sup>^{(1)}\</sup>mbox{Drain}$  current is limited by package, the current capability of the silicon is 178 A at 25 °C.

<sup>&</sup>lt;sup>(2)</sup>Pulse width is limited by safe operating area.

 $<sup>^{(1)}\!</sup>When$  mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s

### 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified).

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250  \mu\text{A}$	40			V
IDSS	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V			1	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 16 A		2.1	2.5	mΩ

**Table 5: Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance	\\ \ \OT\\ \\ \ \ \ \ \ \ \ \ \ \ \ \ \	-	2300	1	pF
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$	-	786	1	pF
Crss	Reverse transfer capacitance		-	43	ı	pF
$Q_g$	Total gate charge	$V_{DD} = 20 \text{ V}, I_D = 32 \text{ A},$	-	29	ı	nC
$Q_{gs}$	Gate-source charge	$V_{GS} = 0$ to 10 V	-	13	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	5.6	ı	nC

**Table 6: Switching times** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_D = 16 \text{ A},$	ı	14	ı	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	6.6	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13: "Test circuit for resistive load switching	ı	19	1	ns
t <sub>f</sub>	Fall time	times" and Figure 18: "Switching time waveform")	-	5.7	-	ns

#### Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 32 A, V <sub>GS</sub> = 0 V	ı		1.2	V
t <sub>rr</sub>	Reverse recovery time	$I_D = 32 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	ı	55		ns
Qrr	Reverse recovery charge	$V_{DD} = 32 \text{ V}$	-	67		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	2.4		Α

#### Notes:



 $<sup>^{(1)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

# 2.1 Electrical characteristics (curves)

Figure 2: Safe operating area GIPG1812150D44A1LSOA Operation in this area limited by R<sub>DS(on)</sub> 100 µs  $10^2$ ms  $t_p=10 \text{ ms}$ 10 T<sub>j</sub>≤ 175 °C  $T_c = 25 \,^{\circ}\text{C}$ single pulse 10<sup>0</sup> 10-1 10° 10<sup>1</sup>  $\overline{V}_{DS}(V)$ 

Figure 3: Thermal impedance GIPG181215OD44A1LZTH δ =0.5 δ =0.2 δ =0.1 10<sup>-1</sup> δ =0.02  $Z_{th}=K^*R_{thj-c}$  $\delta=t_p/T$ δ =0.01 Single pulse 10<sup>-2</sup>  $\overline{t_p}$  (s) 10<sup>-5</sup> 10-4 10<sup>-3</sup> 10<sup>-2</sup>

Figure 4: Output characteristics

GIPG1812150D44A1LOCH

(A)

V<sub>GS</sub> = 7, 8, 9,10 V


100


V<sub>GS</sub> = 6 V

40

V<sub>GS</sub> = 5.5 V

0 1 2 3 4 5 V<sub>DS</sub> (V)











Figure 8: Capacitance variations C (pF) GIPD301020151418CVR C<sub>ISS</sub>  $10^{3}$ Coss f=1MHz 10<sup>2</sup>  $C_{\mathsf{RSS}}$ 10<sup>1</sup> 24 40 8 16 32  $\overline{V}_{DS}(V)$ 







STL140N4F7AG Test circuits

### 3 Test circuits







Figure 15: Test circuit for inductive load switching and diode recovery times







# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 PowerFLAT™ 5x6 package information

Figure 19: PowerFLAT™ 5x6 WF type C package outline





Table 8: PowerFLAT™ 5x6 WF type C mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
Е	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
K	1.05		1.35
L	0.90	1.00	1.10
L1	0.175	0.275	0.375
θ	0°		12°





STL140N4F7AG Package information

# 4.2 PowerFLAT™ 5x6 packing information

Figure 21: PowerFLAT™ 5x6 WF tape (dimensions are in mm)





Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape



R0.60

PART NO.

R25.00

R25.0

Figure 23: PowerFLAT™ 5x6 reel (dimensions are in mm)

STL140N4F7AG Revision history

# 5 Revision history

**Table 9: Document revision history** 

Date	Revision	Changes
14-Jan-2015	1	First release
15-Feb-2017	2	Updated package silhouette on cover page and Section 4: "Package information".  Updated Table 2: "Absolute maximum ratings".  Minor text changes

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved