STB130N6F7



N-channel 60 V, 4.2 mΩ typ., 80 A STripFET™ F7 Power MOSFET in a D²PAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	Ртот
STB130N6F7	60 V	5.0 mΩ	80 A	160 W

- Among the lowest R_{DS(on)} on the market
- Excellent figure of merit (FoM)
- Low Crss/Ciss ratio for EMI immunity
- High avalanche ruggedness

Applications

Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing	
STB130N6F7	130N6F7	D²PAK	Tape and reel	

Contents STB130N6F7

Contents

1	Electrical ratings3					
2	Electric	cal characteristics	4			
	2.1	Electrical characteristics (curves)	5			
3	Test cir	cuits	7			
4	Packag	e information	8			
	4.1	D ² PAK (TO-263) type A package information	8			
	4.2	D ² PAK packing information	11			
5	Revisio	n history	13			

STB130N6F7 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	60	V	
V _{GS}	Gate-source voltage	±20	V	
Ip ⁽¹⁾	Drain current (continuous) at T _{case} = 25 °C	80		
ID ^(*)	Drain current (continuous) at T _{case} = 100 °C	80	A	
I _{DM} ⁽²⁾	Drain current (pulsed) 320			
Ртот	Total dissipation at T _{case} = 25 °C 160			
E _{AS} (3)	Single pulse avalanche energy 200		mJ	
T _{stg}	Storage temperature			
Tj	Operating junction temperature	-55 to 175	°C	

Notes:

Table 3: Thermal data

Symbol	Parameter Value		Unit
R _{thj-case}	Thermal resistance junction-case	0.94	°C/W
R _{thj-amb} ⁽¹⁾	Thermal resistance junction-ambient	35 °C/	

Notes:

⁽¹⁾ Current is limited by package.

⁽²⁾ Pulse width is limited by safe operating area.

 $^{^{(3)}}$ starting T_j = 25 °C, I_D = 20 A, V_{DD} = 40 V.

 $^{^{(1)}}$ When mounted on a 1-inch² FR-4, 2 Oz copper board.

Electrical characteristics STB130N6F7

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	60			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 60 V			1	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = 20 \text{ V}$			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 40 A		4.2	5.0	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	2600	1	
Coss	Output capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V			ı	pF
Crss	Reverse transfer capacitance	V 63 – V V	-	115	-	
Qg	Total gate charge $V_{DD} = 30 \text{ V}, I_D = 80 \text{ A},$		-	42	1	
Q_{gs}	Gate-source charge Vos = 10 V (see Figure 14: "Test circuit for gate		-	13.6	ı	nC
Q_{gd}	Gate-drain charge	charge behavior")	-	13	-	

Table 6: Switching times

		<u>, </u>				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 30 \text{ V}, I_D = 40 \text{ A},$	-	24	-	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit for	ı	44	1	
t _{d(off)}	Turn-off delay time	resistive load switching	1	62	-	ns
t _f	Fall time	times" and Figure 18: "Switching time waveform")	-	24	-	

Table 7: Source-drain diode

1400110011001100						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 80 A	ı		1.2	V
t _{rr}	Reverse recovery time	$I_{SD} = 80 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	1	50		ns
Qrr	Reverse recovery charge	V _{DD} = 48 V (see Figure 15: "Test circuit for inductive load	ı	56		nC
I _{RRM}	Reverse recovery current	"Test circuit for inductive load switching and diode recovery times")	-	2.2		Α

Notes:

 $^{^{(1)}}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.

2.1 Electrical characteristics (curves)




Figure 3: Thermal impedance K GIPG1606150D6DPZTH δ = 0.5 δ = 0.2 δ = 0.01 δ = 0.01 δ = 0.01 δ single pulse δ = t_p/T t_p/T t_p/T t_p/T

Figure 5: Transfer characteristics

GIPG160615QD6DPTCH

(A)

V_{DS}= 6 V

150

100

50

0


2


4

6

8

V_{GS}(V)











Figure 9: Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GIPG160615OD6DPVTH 1.1 I_D = 250 μA 1.0 0.9 0.8 0.7 0.6 0.5 -75 75 125 175 T_i (°C)







STB130N6F7 Test circuits

3 Test circuits

Figure 13: Test circuit for resistive load switching times


Figure 14: Test circuit for gate charge behavior


12 V 47 KΩ 100 NF D.U.T.


VGS 1 KΩ 100 NF D.U.T.

AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







Package information 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

D²PAK (TO-263) type A package information 4.1


E1 c2-L1 THERMAL PAD SEATING PLANE COPLANARITY A1 0.25 GAUGE PLANE V2_ 0079457_A_rev22

Figure 19: D²PAK (TO-263) type A package outline

Table 8: D²PAK (TO-263) type A package mechanical data

		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
С	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
Е	10		10.40
E1	8.50	8.70	8.90
E2	6.85	7.05	7.25
е		2.54	
e1	4.88		5.28
Н	15		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.4	
V2	0°		8°

Figure 20: D²PAK (TO-263) recommended footprint (dimensions are in mm)



STB130N6F7 Package information

4.2 D²PAK packing information

Figure 21: Tape outline




Figure 22: Reel outline




Table 9: D²PAK tape and reel mechanical data

	Таре			Reel		
Dim	Dim.		Dim.	mm		
Dilli.	Min.	Max.	Dilli.	Min.	Max.	
A0	10.5	10.7	А		330	
В0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
E	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1	Base q	uantity	1000	
P2	1.9	2.1	Bulk qı	uantity	1000	
R	50					
Т	0.25	0.35				
W	23.7	24.3				

STB130N6F7 Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
23-Jan-2015	1	First release.
16-Jun-2015	2	Datasheet promoted from preliminary data to production data Text and formatting edits throughout document In Section Electrical ratings: - updated Table Absolute maximum ratings In Section Electrical characteristics: - updated and renamed Table Static (was On/off states) - updated Table Switching times - updated Table Source drain diode Added Section Electrical characteristics (curves)
08-Jul-2015	3	In Section Electrical characteristics (curves): - updated Figures Output characteristics and Transfer characteristics
26-Jul-2015	4	In Section Electrical characteristics (curves): - updated Figures Output characteristics
15-Dec-2015	5	Updated Table 3: "Thermal data".

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

