

AOTL66608

60V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGTTM technology
- Low R_{DS(ON)}
- Low Gate Charge
- High Current Capability
- RoHS and Halogen-Free Compliant

Product Summary

 $\begin{array}{lll} V_{DS} & 60V \\ I_{D} \; (at \, V_{GS} \! = \! 10V) & 400A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10V) & < 0.85 m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 6V) & < 1.1 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested




Applications

- Battery Protection
- Power Distribution







Orderable Part Number Package Type		Form	Minimum Order Quantity
AOTL66608	TOLLA	Tape & Reel	2000

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	60	V	
Gate-Source Voltage	Э	V_{GS}	±20	V	
Continuous Drain	T _C =25°C		400		
Current G	T _C =100°C	I _D	400	А	
Pulsed Drain Current ^Ĉ		I _{DM}	1000		
Continuous Drain	T _A =25°C	ı	73.5	А	
Current	T _A =70°C	IDSM	58.5	A	
Avalanche Current ^C		I _{AS}	95	А	
Avalanche energy	L=0.3mH	E _{AS}	1354	mJ	
	T _C =25°C	В	500	— w	
Power Dissipation ^B	T _C =100°C	P _D	250		
	T _A =25°C	Prov	8.3	107	
Power Dissipation ^A	T _A =70°C	P _{DSM}	5.3	W	
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 175	°C	

Thermal Characteristics						
Parameter		Symbol Typ		Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	10	15	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	35	45	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.2	0.3	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		60			V
I _{DSS}	Zero Gate Voltage Drain Current	V_{DS} =60V, V_{GS} =0V				1	μА
			T _J =55°C			5	
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V	V _{DS} =0V, V _{GS} =±20V			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		2.1	2.65	3.3	V
		V _{GS} =10V, I _D =20A			0.7	0.85	mΩ
R _{DS(ON)}	Static Drain-Source On-Resistance		T _J =125°C		1.03	1.25	11177
		$V_{GS}=6V$, $I_D=20A$			0.85	1.1	mΩ
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =20A			100		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.65	1	V
Is	Maximum Body-Diode Continuous Cur	rent			350	Α	
DYNAMI	C PARAMETERS		-				
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =30V, f=1MHz			14200		pF
C _{oss}	Output Capacitance				4300		pF
C_{rss}	Reverse Transfer Capacitance				155		pF
R_g	Gate resistance	f=1MHz		1.1	2.2	3.3	Ω
SWITCH	ING PARAMETERS						
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =30V, I _D =20A			205	300	nC
Q_{gs}	Gate Source Charge				50		nC
Q_{gd}	Gate Drain Charge				50		nC
Q _{oss}	Output Charge	V _{GS} =0V, V _{DS} =30V			262		nC
$t_{D(on)}$	Turn-On DelayTime				33		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =30V, R_L =1.5 Ω , R_{GEN} =3 Ω			36		ns
$t_{D(off)}$	Turn-Off DelayTime				140		ns
t _f	Turn-Off Fall Time				65		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			50		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs			265		nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R $_{\theta JA}$ t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation P_D is based on $T_{J(MAX)} = 775^\circ$ C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}=175^{\circ}$ C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 ${\rm I_D}\left({\rm A} \right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating
Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Rev.1.0: February 2019 www.aosmd.com Page 5 of 6

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

