


## N-channel 650 V, 39 m $\Omega$ typ., 54 A MDmesh M9 Power MOSFET in a TO-220 package

## Features





AM01475v1\_noZen

- Order code
   V<sub>DS</sub>
   R<sub>DS(on)</sub> max.
   I<sub>D</sub>

   STP65N045M9
   650 V
   45 mΩ
   54A
- Worldwide best FOM R<sub>DS(on)</sub>\*Q<sub>g</sub> among silicon-based devices
- Higher V<sub>DSS</sub> rating
- · Higher dv/dt capability
- Excellent switching performance
- Easy to drive
- 100% avalanche tested

#### **Applications**

High efficiency switching applications

#### **Description**

This N-channel Power MOSFET is based on the most innovative super-junction MDmesh M9 technology, suitable for medium/high voltage MOSFETs featuring very low  $R_{DS(on)}$  per area. The silicon based M9 technology benefits from a multi-drain manufacturing process which allows an enhanced device structure. The resulting product has one of the lower on-resistance and reduced gate charge values, among all silicon based fast switching super-junction Power MOSFETs, making it particularly suitable for applications that require superior power density and outstanding efficiency.



# Product status link STP65N045M9

Product summary			
Order code STP65N045M9			
Marking	65N045M9		
Package	TO-220		
Packing	Tube		



## 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	±30	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	54	A
<sup>I</sup> D <sup>(*)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	34	_ A
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	170	Α
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	245	W
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	50	V/ns
di/dt <sup>(3)</sup>	Peak diode recovery current slope	900	A/µs
dv/dt <sup>(4)</sup>	MOSFET dv/dt ruggedness	120	V/ns
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
TJ	Operating junction temperature range	-55 to 150	°C

- 1. Referred to TO-247 long leads package.
- 2. Pulse width is limited by safe operating area.
- 3.  $I_{SD} \le 28 \; A, \; V_{DS} \; (peak) < V_{(BR)DSS}, \; V_{DD} = 400 \; V.$
- 4.  $V_{DS}$  (peak) <  $V_{(BR)DSS}$ ,  $V_{DD}$  = 400 V.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJC</sub>	Thermal resistance, junction-to-case	0.51	°C/W
R <sub>thJA</sub>	Thermal resistance, junction-to-ambient	62.5	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or non-repetitive (pulse width limited by T <sub>J</sub> max.)	6	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	775	mJ

DS13506 - Rev 6 page 2/12



### 2 Electrical characteristics

 $T_{C}$  = 25 °C unless otherwise specified.

Table 4. On-/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V			1	
I <sub>DSS</sub>		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V, T <sub>C</sub> = 125 °C <sup>(1)</sup>			200	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$	3.2	3.7	4.2	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 28 A		39	45	mΩ

<sup>1.</sup> Specified by design, not tested in production.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> = 400 V, f = 1 MHz, V <sub>GS</sub> = 0 V		4610	-	pF
C <sub>oss</sub>	Output capacitance			76	-	pF
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 400 V, V <sub>GS</sub> = 0 V		885	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz open drain		1	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 28 A, V <sub>GS</sub> = 0 to 10 V		80	-	nC
Q <sub>gs</sub>	Gate-source charge	(see Figure 14. Test circuit for gate	-	26.5	-	nC
Q <sub>gd</sub>	Gate-drain charge	charge behavior)	-	23.5	-	nC

<sup>1.</sup>  $C_{\text{OSS eq.}}$  is a constant equivalent capacitance that provides the same charging time as  $C_{\text{OSS}}$  while  $V_{DS}$  is rising from 0 V to the stated value.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 325 V, I <sub>D</sub> = 28 A,	-	25	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	26	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times	-	77	-	ns
t <sub>f</sub>	Fall time	and Figure 18. Switching time waveform)	-	4	-	ns

DS13506 - Rev 6 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		-		54	Α
I <sub>SDM</sub> <sup>(2)</sup>	Source-drain current (pulsed)		-		170	Α
V <sub>SD</sub> <sup>(3)</sup>	Forward on voltage	I <sub>SD</sub> = 55 A, V <sub>GS</sub> = 0 V	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 55 A, di/dt = 100 A/μs,	-	288		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V	-	4		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	26		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 55 A, di/dt = 100 A/μs,	-	400		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V, T <sub>J</sub> = 150 °C	-	7.5		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	34		Α


- 1. Referred to TO-247 long leads package.
- 2. Pulse width is limited by safe operating area.
- 3. Pulsed: pulse duration =  $300 \mu s$ , duty cycle 1.5%.

DS13506 - Rev 6 page 4/12








#### 2.1 Electrical characteristics (curves)



TehJC (°C/W) duty=0.5 0.4 0.3 0.2 GADG251120210954ZTH 0.1 0.1 0.05 0.4 0.3 0.2 Renc = 0.51 °C/W duty = bon / T duty = bon / T







DS13506 - Rev 6 page 5/12



Figure 7. Typical capacitance characteristics




Figure 8. Typical output capacitance stored energy




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized on-resistance vs temperature




Figure 11. Normalized breakdown voltage vs temperature





Figure 12. Typical reverse diode forward characteristics



DS13506 - Rev 6 page 6/12





### 3 Test circuits

\_\_\_\_\_

Figure 13. Test circuit for resistive load switching times

V<sub>D</sub>

V<sub>D</sub>

D.U.T.

AM01468v1

Figure 14. Test circuit for gate charge behavior

V<sub>GS</sub>


Pulse width

2200

47 kΩ


AM01469v10

Figure 15. Test circuit for inductive load switching and diode recovery times



AM01470v1

Figure 16. Unclamped inductive load test circuit



AM01471v1

Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS13506 - Rev 6 page 7/12





## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

#### 4.1 TO-220 type A package information

Figure 19. TO-220 type A package outline





DS13506 - Rev 6 page 8/12



Table 8. TO-220 type A package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95
Slug flatness		0.03	0.10

DS13506 - Rev 6 page 9/12



## **Revision history**

Table 9. Document revision history

Date	Version	Changes
24-Feb-2021	1	First release.
		Updated title, Features and Description on cover page.
		Updated Section 1 Electrical ratings.
16-Dec-2021	2	Updated Section 2 Electrical characteristics.
		Added Section 2.1 Electrical characteristics (curves).
		Updated Section 3 Test circuits.
		Updated Table 1. Absolute maximum ratings.
16-Feb-2022	3	Updated Table 5. Dynamic.
		Minor text changes.
25-May-2022	4	Updated Features on cover page.
		Updated title and Features on cover page.
		Updated Table 1. Absolute maximum ratings.
04-Sep-2023	5	Updated Table 6. Switching times.
		Updated Table 7. Source-drain diode.
		Updated Section 3: Test circuits.
19-Jul-2024	6	Updated Figure 10. Normalized on-resistance vs temperature and Figure 11. Normalized breakdown voltage vs temperature.
		Minor text changes.

DS13506 - Rev 6 page 10/12





## **Contents**

1	Elec	trical ratingstrical ratings	2
2	Elec	trical characteristics	3
		Electrical characteristics (curves)	
3	Test	circuits	7
4	Pacl	kage information	8
	4.1	TO-220 type A package information	8
Rev	ision	history	10



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

DS13506 - Rev 6 page 12/12