


N-channel 650 V, 36 m Ω typ., 68 A MDmesh DM6 Power MOSFET in a TO-247 package

23

TO-247



Features

Order code	V _{DS}	R _{DS(on) max} .	I _D
STW70N65DM6	650 V	40 mΩ	68 A

- · Fast-recovery body diode
- Lower R_{DS(on)} per area vs previous generation
- · Low gate charge, input capacitance and resistance
- 100% avalanche tested
- · Extremely high dv/dt ruggedness
- Zener-protected

Applications

· Switching applications

Description

This high-voltage N-channel Power MOSFET is part of the MDmesh DM6 fast-recovery diode series. Compared with the previous MDmesh fast generation, DM6 combines very low recovery charge (Q_{rr}), recovery time (t_{rr}) and excellent improvement in $R_{DS(on)}$ per area with one of the most effective switching behaviors available in the market for the most demanding high-efficiency bridge topologies and ZVS phase-shift converters.



Product status link STW70N65DM6

Product summary			
Order code	STW70N65DM6		
Marking	70N65DM6		
Package	TO-247		
Packing	Tube		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
I _D	Drain current (continuous) at T _C = 25 °C	68	Α
I _D	Drain current (continuous) at T _C = 100 °C	43	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	260	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	450	W
dv/dt (2)	Peak diode recovery voltage slope	100	V/ns
di/dt ⁽²⁾	Peak diode recovery current slope	1000	A/µs
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	V/ns
T _{STG}	Storage temperature range	-55 to 150	°C
TJ	Operating junction temperature range	-55 to 150	°C

- 1. Pulse width limited by safe operating area.
- 2. $I_{SD} \le 68 \text{ A}$, $V_{DS \text{ (peak)}} < V_{\text{(BR)DSS}}$, $V_{DD} = 400 \text{ V}$.
- $3. \quad V_{DS} \leq 520 \ V.$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.28	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (t_p limited by T_J max)	8	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$; $V_{DD} = 50$ V)	1.8	J

DS13265 - Rev 3 page 2/12



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	650			V
l	Zara gata valtaga drain aurrent	V _{GS} = 0 V, V _{DS} = 650 V			10	
I _{DSS}	Zero gate voltage drain current	V_{GS} = 0 V, V_{DS} = 650 V, T_{C} = 125 °C ⁽¹⁾			100	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.25	4	4.75	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 34 A		36	40	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	4900	-	
C _{oss}	Output capacitance	V_{DS} = 100 V, f = 1 MHz, V_{GS} = 0 V V_{DS} = 0 to 520 V, V_{GS} = 0 V f = 1 MHz, I_D = 0 A V_{DD} = 520 V, I_D = 68 A, V_{GS} = 0 to 10 V (see Figure 14. Test circuit for gate	-	280	-	"F
C _{rss}	Reverse transfer capacitance		-	3	-	pF
Coss eq. (1)	Equivalent output capacitance		-	859	-	
R _G	Intrinsic gate resistance		-	2.3	-	Ω
Qg	Total gate charge		-	125	-	
Q _{gs}	Gate-source charge		-	33	-	nC
Q _{gd}	Gate-drain charge	charge behavior)	-	56	-	

^{1.} $C_{\text{oss eq}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	V _{DD} = 325 V, I _D = 34 A,	-	30.4	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	52	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times and	-	107	-	ns
t _f	Fall time	Figure 18. Switching time waveform)	-	10.8	-	ns

DS13265 - Rev 3 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		68	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		260	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 68 A	-		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 68 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}, \text{ V}_{DD} = 60 \text{ V}$	-	170	-	ns
Q _{rr}	Reverse recovery charge		-	1.08	-	μC
I _{RRM}	Reverse recovery current	load switching and diode recovery times)	-	12.7	-	Α
t _{rr}	Reverse recovery time	I _{SD} = 68 A, di/dt = 100 A/μs,	-	308	-	ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _J = 150 °C	-	4.16	-	μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	27	-	Α


^{1.} Pulse width is limited by safe operating area.

DS13265 - Rev 3 page 4/12

^{2.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%.



2.1 Electrical characteristics (curves)









Figure 3. Typical output characteristics I_D (A) GADG060620191330OCH $V_{GS} = 9, 10 V$ 240 200 V_{GS} = 8 V 160 120 $V_{GS} = 7 V$ 80 V_{GS} = 6 V 40 10 12 6 8 $\overline{V}_{DS}(V)$








DS13265 - Rev 3 page 5/12





Figure 7. Typical capacitance characteristics C (pF) GADG060620191330CVR 10 4 Ciss 10 з Coss f = 1 MHz 10² C_{RSS} 10 ¹ 10 º 10 -1 10 º 10 ¹ 10 ² V_{DS} (V)

Figure 8. Typical output capacitance stored energy

Eoss (μJ)
50
40
30
20
10
0 100 200 300 400 500 600 V_{DS} (V)







DS13265 - Rev 3 page 6/12

AM01469v10



3 Test circuits

Figure 13. Test circuit for resistive load switching times




Figure 14. Test circuit for gate charge behavior V_{CS} V_{CS}

Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS13265 - Rev 3 page 7/12




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-247 package information

Figure 19. TO-247 package outline



0075325_9

DS13265 - Rev 3 page 8/12



Table 8. TO-247 package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
А	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

DS13265 - Rev 3 page 9/12



Revision history

Table 9. Document revision history

Date	Version	Changes
24-Feb-2020	1	First release. Part number previously included in datasheet DS12313.
24-Mar-2020	2	Updated Table 7. Source-drain diode. Minor text changes.
02-Jul-2020	3	Updated Table 1. Absolute maximum ratings.

DS13265 - Rev 3 page 10/12





Contents

1	Elec	ctrical ratings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	kage information	8
	4.1	TO-247 package information	8
Rev	ision	history	10



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS13265 - Rev 3 page 12/12