


DIGITAL AUDIO MOSFET

IRFS5615PbFIRFSL5615PbF

Features

- Key Parameters Optimized for Class-D Audio Amplifier Applications
- Low R_{DSON} for Improved Efficiency
- Low Q_G and Q_{SW} for Better THD and Improved Efficiency
- Low Q_{RR} for Better THD and Lower EMI
- 175°C Operating Junction Temperature for Ruggedness
- ullet Can Deliver up to 300W per Channel into 4Ω Load in Half-Bridge Configuration Amplifier

Key Parameters						
V _{DS} 150 V						
R _{DS(ON)} typ. @ 10V	34.5	mΩ				
Q _g typ.	26	nC				
Q _{sw} typ.	11	nC				
R _{G(int)} typ.	2.7	Ω				
T _J max	175	°C				



G	D	S
Gate	Drain	Source

Description

This Digital Audio MOSFET is specifically designed for Class-D audio amplifier applications. This MOSFET utilizes the latest processing techniques to achieve low on-resistance per silicon area. Furthermore, Gate charge, body-diode reverse recovery and internal Gate resistance are optimized to improve key Class-D audio amplifier performance factors such as efficiency, THD and EMI. Additional features of this MOSFET are 175°C operating junction temperature and repetitive avalanche capability. These features combine to make this MOSFET a highly efficient, robust and reliable device for ClassD audio amplifier applications.

Absolute Maximum Ratings

	Parameter	Max.	Units	
V _{DS}	Drain-to-Source Voltage	150	V	
V_{GS}	Gate-to-Source Voltage	±20		
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	33		
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	24	Α	
I _{DM}	Pulsed Drain Current ①	140		
P _D @T _C = 25°C	Power Dissipation 4	144	\A/	
P _D @T _C = 100°C	Power Dissipation 4	72	W	
	Linear Derating Factor	0.96	W/°C	
T _J	Operating Junction and	-55 to + 175		
T _{STG}	Storage Temperature Range		°C	
	Soldering Temperature, for 10 seconds	200		
	(1.6mm from case)	300		

Thermal Resistance

www.irf.com

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		1.045	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ®		40	*C/VV

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	150			V	$V_{GS} = 0V, I_D = 250\mu A$	
$\Delta \mathrm{BV}_{\mathrm{DSS}}\!/\Delta \mathrm{T}_{\mathrm{J}}$	Breakdown Voltage Temp. Coefficient		0.18		V/°C	Reference to 25°C, I _D = 1mA	
R _{DS(on)}	Static Drain-to-Source On-Resistance		34.5	42	mΩ	V _{GS} = 10V, I _D = 21A ③	
$V_{GS(th)}$	Gate Threshold Voltage	3.0		5.0	V	$V_{DS} = V_{GS}$, $I_D = 100\mu A$	
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Coefficient		-13		mV/°C		
I _{DSS}	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 150V, V_{GS} = 0V$	
				250	μΑ	$V_{DS} = 150V, V_{GS} = 0V, T_{J} = 125^{\circ}C$	
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$	
	Gate-to-Source Reverse Leakage			-100	''A	$V_{GS} = -20V$	
g _{fs}	Forward Transconductance	35			S	$V_{DS} = 50V, I_{D} = 21A$	
Q_g	Total Gate Charge		26	40			
Q _{gs1}	Pre-Vth Gate-to-Source Charge		6.4			V _{DS} =75V	
Q_{gs2}	Post-Vth Gate-to-Source Charge		2.2		nC	$V_{GS} = 10V$	
Q_{gd}	Gate-to-Drain Charge		9.0		l lic	I _D = 21A	
Q_{godr}	Gate Charge Overdrive		8.9			See Fig. 6 and 19	
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})		11				
$R_{G(int)}$	Internal Gate Resistance		2.7	5.0	Ω		
t _{d(on)}	Turn-On Delay Time		8.9			$V_{DD} = 75V, V_{GS} = 10V$ ③	
t _r	Rise Time		23.1		ns	I _D = 21A	
t _{d(off)}	Turn-Off Delay Time		17.2		lis	$R_G = 2.4\Omega$	
t _f	Fall Time		13.1				
C _{iss}	Input Capacitance		1750			$V_{GS} = 0V$	
C _{oss}	Output Capacitance		155		pF	$V_{DS} = 50V$	
C _{rss}	Reverse Transfer Capacitance		40		PF	f = 1.0 MHz, See Fig.5	
C _{oss}	Effective Output Capacitance		175		İ	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 120V$	
L _D	Internal Drain Inductance	nal Drain Inductance				Between lead,	
			4.5		الم ا	6mm (0.25in.)	
L _S	Internal Source Inductance	_	7.5		nH	from package	
						and center of die contact	

Avalanche Characteristics

	Parameter	Тур.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy©		109	mJ
I _{AR}	Avalanche Current ©	See Fig. 14,	15, 17a, 17b	Α
E _{AR}	Repetitive Avalanche Energy ⑤			mJ

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S @ T _C = 25°C	Continuous Source Current			33		MOSFET symbol
	(Body Diode)			33	_	showing the
I _{SM}	Pulsed Source Current			140	A	integral reverse
	(Body Diode) ①			140		p-n junction diode.
V _{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$, $I_S = 21A$, $V_{GS} = 0V$ ③
t _{rr}	Reverse Recovery Time		80	120	ns	$T_J = 25^{\circ}C$, $I_F = 21A$, $V_R = 120V$
Q_{rr}	Reverse Recovery Charge		312	468	nC	di/dt = 100A/µs ③

Notes:

- ② Starting $T_J = 25^{\circ}C$, L = 0.51mH, $R_G = 25\Omega$, $I_{AS} = 21A$.
- $\center{3}$ Pulse width $\le 400 \mu s$; duty cycle $\le 2\%$.
- $\ \, \mbox{\it \ }
- ① Repetitive rating; pulse width limited by max. junction temperature. ⑤ Limited by Tjmax. See Figs. 14, 15, 17a, 17b for repetitive avalanche information
 - $\ \, \mbox{\o} \,\,$ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics

V_{GS}, Gate-to-Source Voltage (V)




Fig 5. Typical Capacitance vs.Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs.Gate-to-Source Voltage

IRFS/SL5615PbF




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 8. Maximum Safe Operating Area






Fig 10. Threshold Voltage vs. Temperature



t₁ , Rectangular Pulse Duration (sec) **Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

4 www.irf.com






Fig 12. On-Resistance Vs. Gate Voltage

Fig 13. Maximum Avalanche Energy Vs. Drain Current




Fig 14. Typical Avalanche Current Vs.Pulsewidth




Fig 15. Maximum Avalanche Energy Vs. Temperature www.irf.com

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as neither Tjmax nor lav (max) is exceeded
- 3. Equation below based on circuit and waveforms shown in Figures 17a, 17b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- B_V = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15). t_{av} = Average time in avalanche.

 $D = Duty cycle in avalanche = t_{av} \cdot f$

 $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see figure 11)

$$P_{D \text{ (ave)}} = 1/2 \text{ (} 1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$
 $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$
 $E_{AS \text{ (AR)}} = P_{D \text{ (ave)}} \cdot t_{av}$




Fig 16. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 17a. Unclamped Inductive Test Circuit




Fig 18a. Switching Time Test Circuit




Fig 19a. Gate Charge Test Circuit




Fig 17b. Unclamped Inductive Waveforms




Fig 18b. Switching Time Waveforms





Fig 19b. Gate Charge Waveform

www.irf.com


IRFS/SL5615PbF


D²Pak (TO-263AB) Package Outline

Dimensions are shown in millimeters (inches)









NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E. L1, D1 & E1.

5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.

- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION; INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

S Y		DIMEN	SIONS		Ŋ
M B O	MILLIM	ETERS	INC	HES	O T E S
L	MIN.	MAX.	MIN.	MAX.	S
Α	4.06	4.83	.160	.190	
A1	0.00	0.254	.000	.010	
b	0.51	0,99	.020	.039	
b1	0.51	0.89	.020	.035	5
b2	1,14	1.78	.045	.070	
b3	1,14	1.73	.045	.068	5
С	0.38	0.74	.015	.029	
c1	0.38	0.58	.015	.023	5
c2	1,14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	-	.270		4
Ε	9.65	10.67	.380	.420	3,4
E1	6.22	-	.245		4
е	2.54	BSC	.100	BSC	
Н	14.61	15.88	.575	.625	
L	1,78	2.79	.070	.110	
L1	-	1.65	-	.066	4
L2	1,27	1.78	-	.070	
L3	0.25	BSC	.010 BSC		
L4	4.78	5.28	.188	.208	

LEAD ASSIGNMENTS

HEXFET

1.- GATE 2, 4.- DRAIN 3.- SOURCE

IGBTs, CoPACK

1.- GATE
2, 4.- COLLECTOR
3.- EMITTER

DIODES

1.- ANODE *
2. 4.- CATHODE
3.- ANODE

* PART DEPENDENT.


D²Pak (TO-263AB) Part Marking Information

EXAMPLE: THIS IS AN IRF530S WITH

LOT CODE 8024

ASSEMBLED ON WW 02, 2000 IN THE ASSEMBLY LINE "L"


Note: "P" in assembly line position indicates "Lead — Free"



OR PART NUMBER INTERNATIONAL RECTIFIER F530S LOGO DATE CODE **IOR** P002 P = DESIGNATES LEAD - FREE 24 PRODUCT (OPTIONAL) **ASSEMBLY** YEAR 0 = 2000 LOT CODE WEEK 02 A = ASSEMBLY SITE CODE

TO-262 Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14,5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3.\ \text{DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.

- 6. CONTROLLING DIMENSION: INCH.
- 7.- OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

S Y M B O L	DIMENSIONS					
B	MILLIM	ETERS	INC	HES	NOTES	
L	MIN.	MAX.	MIN.	MAX,	Š	
Α	4.06	4,83	.160	.190		
A1	2.03	3.02	.080	.119		
ь	0.51	0.99	.020	.039		
ь1	0.51	0.89	.020	.035	5	
b2	1,14	1.78	.045	.070		
b3	1,14	1.73	.045	.068	5	
С	0.38	0,74	.015	.029		
c1	0,38	0,58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8,38	9,65	.330	.380	3	
D1	6.86	-	.270	-	4	
Ε	9.65	10.67	.380	.420	3,4	
E1	6.22	-	.245		4	
e	2,54	BSC	,100 BSC			
L	13.46	14.10	.530	.555		
L1	-	1.65	-	.065	4	
L2	3.56	3,71	.140	.146		

LEAD ASSIGNMENTS

<u>HEXFET</u>

2.- DRAIN 3.- SOURCE 4.- DRAIN

IGBTs, CoPACK

1.- GATE
2.- COLLECTOR
3.- EMITTER
4.- COLLECTOR


TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L LOT CODE 1789


ASSEMBLED ON WW 19, 1997

IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"





OR




D²Pak (TO-263AB) Tape & Reel Information

Dimensions are shown in millimeters (inches)







NOTES:

- 1. COMFORMS TO EIA-418.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- 3 DIMENSION MEASURED @ HUB.
- 4 INCLUDES FLANGE DISTORTION @ OUTER EDGE.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.