

AOK66518

150V N-Channel AlphaSGT™

General Description

- Trench Power MOSFET AlphaSGTTM technology
- Extremely Low R_{DS(ON)}
- Optimized switching performance
- 175°C operating temperature

Orderable Part Number

AOK66518

T_A=70°C

Junction and Storage Temperature Range

• RoHS and Halogen-Free Compliant

Applications

- Telecom DC-DC
- · Industrial power
- Load switch

Product Summary

 V_{DS} 150V I_D (at V_{GS} =10V) 120A R_{DS(ON)} (at V_{GS}=10V) < 5.4mΩ < 6mΩ $R_{DS(ON)}$ (at $V_{GS}=6V$)

100% UIS Tested 100% Rg Tested

Max Tj=175°C

Form

Tube

13

-55 to 175




Minimum Order Quantity

240


°C





Package Type

TO-247



Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V_{DS}	150	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain Current ^G	T _C =25°C		120		
	T _C =100°C	'D	120	Α	
Pulsed Drain Current ^C		I _{DM}	480		
Continuous Drain Current	T _A =25°C		38	A	
	T _A =70°C	IDSM	32		
Avalanche Current ^C		I _{AS}	70	А	
Avalanche energy	L=0.3mH	E _{AS}	735	mJ	
Power Dissipation ^B	T _C =25°C	Р	500	w	
	T _C =100°C	P _D	250		
D D: A	T _A =25°C	В	18	W	
Power Dissipation ^A	T.=70°C	P _{DSM}	13	VV	

Thermal Characteristics								
Parameter	Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s	D	5	8	°C/W			
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	30	40	°C/W			
Maximum Junction-to-Case Steady		$R_{\theta JC}$	0.22	0.30	°C/W			

 T_J, T_{STG}



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units				
STATIC PARAMETERS										
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		150			V			
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =150V, V _{GS} =0V				1	μA			
	-		T _J =55°C			5	·			
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA			
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		2.7	3.2	3.7	V			
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A			4.5	5.4	mΩ			
			T _J =125°C		7.8	9.5	11122			
		V_{GS} =8V, I_D =20A			4.8	6.0	mΩ			
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_D=20A$			50		S			
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.7	1	V			
I_S	Maximum Body-Diode Continuous Current ^G					120	Α			
DYNAMIC	PARAMETERS									
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =75V, f=1MHz			6460		pF			
Coss	Output Capacitance				820		pF			
C_{rss}	Reverse Transfer Capacitance				5		pF			
R_g	Gate resistance	f=1MHz		1.1	2.3	3.5	Ω			
SWITCHI	NG PARAMETERS		-							
$Q_g(10V)$	Total Gate Charge				80	115	nC			
Q_{gs}	Gate Source Charge	V _{GS} =10V, V _{DS} =75V, I _D =20A			32		nC			
Q_{gd}	Gate Drain Charge				15		nC			
Q _{oss}	Output Charge	V _{GS} =0V, V _{DS} =75V			273		nC			
t _{D(on)}	Turn-On DelayTime				27		ns			
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =75V, R_{L} =2.5 Ω , R_{GEN} =3 Ω			20		ns			
$t_{D(off)}$	Turn-Off DelayTime				49		ns			
t _f	Turn-Off Fall Time				28		ns			
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			86		ns			
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs			920		nC			

A. The value of $R_{\theta JA}$ is measured in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R $_{\theta JA}$ t≤ 10s and the maximum allowed junction temperature of 175° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation P_D is based on T_{J(MAX)}=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =175° C. D. The R_{BJA} is the sum of the thermal impedance from junction to case R_{BJC} and case to ambient. E. The static characteristics in Figures 1 to 6 are obtained using <300 μ s pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =175° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed in a still air environment with T_A =25 $^\circ$ C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 $V_{\rm DS}$ (Volts) Figure 1: On-Region Characteristics (Note E)




 ${
m I_D}$ (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




Temperature (°C)
Figure 4: On-Resistance vs. Junction
Temperature (Note E)



V_{SD} (Volts)
Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

