

MOSFET

OptiMOS[™] 5 Power-Transistor, 100 V

Features

- Optimized for high performance SMPS, e.g. sync. rec.
- 100% avalanche testedSuperior thermal resistance
- N-channel
- Pb-free lead plating; RoHS compliant
 Halogen-free according to IEC61249-2-21


Product validation

Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters**

Parameter	Value	Unit
V _{DS}	100	V
R _{DS(on),max}	6.5	mΩ
I _D	85	A
Qoss	40	nC
Q _G (0V10V)	34	nC











Type / Ordering Code	Package	Marking	Related Links
IQE065N10NM5	PG-TSON-8-4	06510N5	-

OptiMOS[™] 5 Power-Transistor, 100 V



Table of Contents

Description	. 1
Maximum ratings	. 3
Thermal characteristics	. 3
Electrical characteristics	. 4
Electrical characteristics diagrams	. 6
Package Outlines	10
Revision History	12
rademarks	12
Disclaimer	12

OptiMOS[™] 5 Power-Transistor, 100 V . IQE065N10NM5



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Danamatan	Or smalls all		Value	s		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current ¹⁾	I _D	- - -	-	85 60 14	A	V _{GS} =10 V, T _C =25 °C V _{GS} =10 V, T _C =100 °C V _{GS} =10V, T _A =25 °C, R _{thJA} =60 °C/W ²⁾
Pulsed drain current ³⁾	I _{D,pulse}	-	-	341	Α	<i>T</i> _A =25 °C
Avalanche energy, single pulse ⁴⁾	E AS	-	-	147	mJ	I_D =20 A, R_{GS} =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	100 2.5	W	T _C =25 °C T _A =25 °C, R _{thJA} =60 °C/W ³⁾
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1 55/175/56

2 Thermal characteristics

Table 3 Thermal characteristics

Doromotor	Cumbal	Values			Unit	Note / Tost Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Thermal resistance, junction - case, bottom	R _{thJC}	-	0.8	1.5	°C/W	-
Device on PCB, 6 cm² cooling area²)	R _{thJA}	-	-	60	°C/W	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions. $^{2)}$ Device on 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain

connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

⁴⁾ See Diagram 13 for more detailed information

OptiMOS[™] 5 Power-Transistor, 100 V IQE065N10NM5



3 Electrical characteristics

at T_j=25 °C, unless otherwise specified

Table 4 Static characteristics

Danamatan	Correction I		Value	s	1114	N
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	100	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	V _{GS(th)}	2.2	3.0	3.8	V	$V_{\rm DS}$ = $V_{\rm GS}$, $I_{\rm D}$ =48 μ A
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1.0 100	μΑ	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C
Gate-source leakage current	I_{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	5.7 7.2	6.5 11	mΩ	V _{GS} =10 V, I _D =20 A V _{GS} =6 V, I _D =10 A
Gate resistance	R _G	-	0.6	-	Ω	-
Transconductance	g fs	-	55	-	S	$ V_{DS} \ge 2 I_D R_{DS(on)max}, I_D = 20 A$

Table 5 Dynamic characteristics

Devementar	Cumbal	Values			11:4	Nata / Tant Candition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance ¹⁾	Ciss	-	2300	3000	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Output capacitance ¹⁾	Coss	-	340	440	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Reverse transfer capacitance ¹⁾	C _{rss}	-	18	32	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	8.9	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =3 Ω
Rise time	t _r	-	3.8	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =3 Ω
Turn-off delay time	$t_{ m d(off)}$	-	21.1	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =3 Ω
Fall time	t _f	-	7.5	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =3 Ω

Table 6 Gate charge characteristics²⁾

Parameter	Oh al	Values				
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q _{gs}	-	10.1	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V
Gate charge at threshold	$Q_{g(th)}$	-	6.8	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge ¹⁾	Q _{gd}	-	7.4	11	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V
Switching charge	Q _{sw}	-	10.7	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total ¹⁾	Qg	-	34	42	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V
Gate plateau voltage	V _{plateau}	-	4.4	-	V	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total, sync. FET	Q _{g(sync)}	-	29	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 10 V
Output charge ¹⁾	Qoss	-	40	54	nC	V _{DS} =50 V, V _{GS} =0 V

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOS[™] 5 Power-Transistor, 100 V





Table 7 Reverse diode

Davamatav	Symbol		Values			Note / Took Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continuous forward current	Is	-	-	74	Α	<i>T</i> _C =25 °C
Diode pulse current	I _{S,pulse}	-	-	341	Α	<i>T</i> _C =25 °C
Diode forward voltage	V _{SD}	-	0.83	1.1	V	V _{GS} =0 V, I _F =20 A, T _j =25 °C
Reverse recovery time ¹⁾	t _{rr}	-	36	72	ns	V_R =50 V, I_F =20 A, di_F/dt =100 A/ μ s
Reverse recovery charge ¹⁾	Qrr	-	40	80	nC	V_R =50 V, I_F =20 A, di_F/dt =100 A/ μ s





4 Electrical characteristics diagrams






























5 Package Outlines



DIMENSION	MILLIM	ETERS				
DIVIENSION	MIN.	MAX.				
Α	-	1.10				
A1	-	0.05				
b	0.20	0.40				
С	0.	20				
D	3.	30				
D1	2.31	2.51				
E	3.30					
е	0.65					
L	0.35	0.55				
L1	0.10	0.30				
L2	0.40	0.60				
L3	1.35	1.55				
L4	0.26 0.46					
L5	0.84 1.04					
L6	0.77	0.97				

DOCUMENT NO. Z8B00198723				
REVISION 01				
SCALE 10:1				
0 1 2mm Luuuuuluuuuul				
EUROPEAN PROJECTION				
ISSUE DATE 06.11.2019				

Figure 1 Outline PG-TSON-8-4, dimensions in mm






Figure 2 Outline Boardpad (PG-TSON-8-4)

OptiMOS[™] 5 Power-Transistor, 100 V IQE065N10NM5



Revision History

IQE065N10NM5

Revision: 2021-12-01, Rev. 2.1

Previous Revision

	Torrodo Novicion						
Revision	Date	te Subjects (major changes since last revision)					
2.0	2021-04-27	Release of final version					
2.1	2021-12-01	Update "Marking" and Gate resistance					

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2021 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.