

AONS67614

60V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGT $^{\text{TM}}$ technology
- Low R_{DS(ON)}
- Excellent $Q_G \times R_{DS(ON)}$ Product (FOM)
- RoHS and Halogen-Free Compliant

Orderable Part Number

Product Summary

 $\begin{array}{lll} V_{DS} & 60V \\ I_{D} \; (at \, V_{GS} \! = \! 10V) & 85A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10V) & < 2.9 m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 4.5V) & < 4.1 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested


Form

Green

Minimum Order Quantity

Applications

- BMS
- Industrial



Package Type

AONS67614		DFN 5x6	Tape & Reel	3000	
Absolute Maximum	n Ratings T _A =25°C unle	ess otherwise not	ted		
Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V_{DS}	60	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain	T _C =25°C		85		
Current ^G	T _C =100°C	I _D	77	A	
Pulsed Drain Currer	nt 100us	I _{DM}	450		
Continuous Drain Current	T _A =25°C		34.5	A	
	T _A =70°C	I _{DSM}	27.5	A	
Avalanche Current ^C		I _{AS}	32	А	
Avalanche energy	anche energy L=0.3mH ^C		154	mJ	
Power Dissipation ^B	T _C =25°C	В	78	W	
	T _C =100°C	P _D	31	VV	
Power Dissipation ^A	T _A =25°C	D	6.2	W	
	T _A =70°C	P _{DSM}	4.0	VV	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C	

Thermal Characteristics								
Parameter	Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W			
Maximum Junction-to-Ambient AD	Steady-State $R_{\theta JA}$		40	50	°C/W			
Maximum Junction-to-Case Steady-S		$R_{\theta JC}$	1.3	1.6	°C/W			



Electrical Characteristics (T_{.I}=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units			
STATIC PARAMETERS									
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		60			V		
I _{DSS}	Zero Gate Voltage Drain Current	V_{DS} =60V, V_{GS} =0V				1	μA		
			T _J =55°C			5	μΛ		
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V	$V_{DS}=0V$, $V_{GS}=\pm20V$			±100	nA		
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS,}I_{D}=250\mu A$		1.2	1.8	2.4	V		
	Static Drain-Source On-Resistance	V_{GS} =10V, I_D =20A			2.4	2.9	mΩ		
$R_{DS(ON)}$			T _J =125°C		3.9	4.7	11122		
		V_{GS} =4.5V, I_D =20A			3.1	4.1	mΩ		
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =20A			100		S		
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.7	1	V		
Is	Maximum Body-Diode Continuous Current ^G					85	Α		
DYNAMIC	PARAMETERS								
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =30V, f=1MHz			3310		pF		
Coss	Output Capacitance				745		pF		
C _{rss}	Reverse Transfer Capacitance				30		pF		
R_g	Gate resistance	f=1MHz		0.5	1.1	1.7	Ω		
SWITCHI	NG PARAMETERS								
Q _g (10V)	Total Gate Charge				51	75	nC		
Q _g (4.5V)	Total Gate Charge	\/10\/_\/30\/_I	V _{GS} =10V, V _{DS} =30V, I _D =20A		25	38	nC		
Q_{gs}	Gate Source Charge	V _{GS} =10V, V _{DS} =30V, I _D =20A			10		nC		
Q_{gd}	Gate Drain Charge				8.5		nC		
Q _{oss}	Output Charge	V _{GS} =0V, V _{DS} =30V			46		nC		
t _{D(on)}	Turn-On DelayTime				11		ns		
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =30V, R_L =1.5 Ω , R_{GEN} =3 Ω			6		ns		
t _{D(off)}	Turn-Off DelayTime				43		ns		
t _f	Turn-Off Fall Time				12		ns		
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			22		ns		
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs			73		nC		

A. The value of R_{0JA} is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R $_{0.JA}$ t≤ 10s and the maximum allowed junction temperature of 150 $^{\circ}$ C. The value in any given application depends on the user's specific board design.

- C. Single pulse width limited by junction temperature $T_{J(MAX)}\!\!=\!\!150^\circ\,$ C.
- D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.


B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

E. The static characteristics in Figures 1 to 6 are obtained using <300 µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)



 ${
m I_D}\left({
m A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)






Figure 4: On-Resistance vs. Junction Temperature (Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)



Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

