

MOSFET PG-TO220-3

StrongIRFET™2 Power-Transistor, 60 V

Features

- Optimized for wide range of applications
- N-channel, normal level
- 100% avalanche tested
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21


Product validation

Qualified according to JEDEC Standard

Table 1 Key Performance Parameters

indic 2								
Parameter	Value	Unit						
V_{DS}	60	V						
$R_{\mathrm{DS(on),max}}$	3.05	mΩ						
I_{D}	120	A						
$Q_{\rm oss}$	68	nC						
Q _G (0V10V)	68	nC						









Type/Ordering Code	Package	Marking	Related Links
IPP030N06NF2S	PG-TO220-3	030N06NS	-

Public

StrongIRFET™2 Power-Transistor, 60 V IPP030N06NF2S



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	4
Electrical characteristics	5
Electrical characteristics diagrams	7
Package Outlines	11
Revision History	12
Frademarks	12
Disclaimer	12

StronglRFET™2 Power-Transistor, 60 V IPP030N06NF2S



1 Maximum ratings

at T_{Δ} =25 °C, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test Condition	
raiailletei	Symbol	Min.	Тур.	Max.	Offic	Note/ Test Condition	
Continuous drain current ¹⁾	I _D	-	-	120 92 26	А	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25°C, $R_{th\rm JA}$ =40°C/W ²⁾	
Pulsed drain current ³⁾	I _{D,pulse}	-	-	480	А	<i>T</i> _C =25 °C	
Avalanche energy, single pulse ⁴⁾	E _{AS}	-	-	192	mJ	$I_{\rm D}$ =70 A, $R_{\rm GS}$ =25 Ω	
Gate source voltage	V_{GS}	-20	-	20	V	-	
Power dissipation	P_{tot}	-	-	158 3.8	W	$T_{\rm C}$ =25 °C $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =40 °C/W ²⁾	
Operating and storage temperature	$T_{\rm j}$, $T_{\rm stg}$	-55	-	175	°C	-	

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions

Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.

³⁾ See Diagram 3 for more detailed information

⁴⁾ See Diagram 13 for more detailed information

StrongIRFET™2 Power-Transistor, 60 V IPP030N06NF2S



2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition	
raiailletei	Syllibot	Min.	Тур.	Мах.	Oilit	Note/ Test Condition	
Thermal resistance, junction - case	rmal resistance, junction - case R_{thJC} -		-	0.95	°C/W	-	
Thermal resistance, junction - ambient, 6 cm ² cooling area ⁵⁾	R_{thJA}	-	-	40	°C/W	-	
Thermal resistance, junction - RthJA - ninimal footprint		-	-	62	°C/W	-	

Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.

StronglRFET™2 Power-Transistor, 60 V IPP030N06NF2S



3 Electrical characteristics

at T_i =25 °C, unless otherwise specified

Table 4 Static characteristics

Parameter	Symbol	Values			Unit	Note/ Test Condition	
raianietei	Syllibot	Min.	Тур.	Мах.	Oilit	Note/ Test Condition	
Drain-source breakdown voltage	$V_{(BR)DSS}$	60	-	-	V	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	2.1	2.8	3.3	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 80 \ \mu {\rm A}$	
Zero gate voltage drain current	I _{DSS}	-	0.5 10	1 100	μΑ	$V_{\rm DS}$ =60 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C $V_{\rm DS}$ =60 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =125 °C	
Gate-source leakage current	I_{GSS}	-	10	100	nA	$V_{\rm GS}$ =20 V, $V_{\rm DS}$ =0 V	
Drain-source on-state resistance ⁶⁾	$R_{\mathrm{DS(on)}}$	-	2.6 3.2	3.05 4.5	mΩ	V_{GS} =10 V, I_{D} =70 A V_{GS} =6 V, I_{D} =35 A	
Gate resistance	R_{G}	-	3.2	-	Ω	-	
Transconductance ⁷⁾	g_{fs}	70	-	-	S	$ V_{\rm DS} \ge 2 I_{\rm D} R_{\rm DS(on)max}, I_{\rm D}=70 \text{ A}$	

⁶⁾ R_{DS(on)} is specified at a distance of 1.8 mm distance to the package body; mounting at a larger distance increases the overallpackage resistance of approximately 0.04 mOhm/mm per leg.

Table 5 Dynamic characteristics

Davamakar	Symbol	Values			l lmih	Note / Test Condition
Parameter	Symbol	Min.	Тур.	Мах.	Unit	Note/ Test Condition
Input capacitance	C _{iss}	-	4600	-	pF	V _{GS} =0 V, V _{DS} =30 V, <i>f</i> =1 MHz
Output capacitance	C _{oss}	-	1000	-	pF	V _{GS} =0 V, V _{DS} =30 V, <i>f</i> =1 MHz
Reverse transfer capacitance	C _{rss}	-	51	-	pF	V _{GS} =0 V, V _{DS} =30 V, <i>f</i> =1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	17	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =70 A, $R_{\rm G,ext}$ =1.6 Ω
Rise time	t _r	-	31	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =70 A, $R_{\rm G,ext}$ =1.6 Ω
Turn-off delay time	$t_{ m d(off)}$	-	33	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =70 A, $R_{\rm G,ext}$ =1.6 Ω
Fall time	t _f	_	14	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =70 A, $R_{\rm G,ext}$ =1.6 Ω

Table 6 Gate charge characteristics 8)

Parameter	Symbol	Values			Unit	Note/ Test Condition
raiailletei	Syllibot	Min.	Тур.	Мах.	Unit	Note/ Test Condition
Gate to source charge	$Q_{ m gs}$	-	21	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =70 A, $V_{\rm GS}$ =0 to 10 V
Gate charge at threshold	$Q_{\mathrm{g(th)}}$	-	13	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =70 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge	Q_{gd}	-	13	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =70 A, $V_{\rm GS}$ =0 to 10 V

⁷⁾ Defined by design. Not subject to production test.

StrongIRFET™2 Power-Transistor, 60 V IPP030N06NF2S



Table 6 Gate charge characteristics 8)

Parameter	Symbol	Values			Unit	Note/ Test Condition
raiailletei	Syllibot	Min.	Тур.	Мах.	Oilit	Note/ Test Condition
Switching charge	Q_{sw}	-	21	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =70 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total ⁹⁾	Q_{g}	-	68	102	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =70 A, $V_{\rm GS}$ =0 to 10 V
Gate plateau voltage	$V_{ m plateau}$	-	4.6	-	V	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =70 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total, sync. FET	$Q_{g(sync)}$	-	63	-	nC	$V_{\rm DS}$ =0.1 V, $V_{\rm GS}$ =0 to 10 V
Output charge	$Q_{\rm oss}$	-	68	-	nC	$V_{\rm DS}$ =30 V, $V_{\rm GS}$ =0 V

⁸⁾ See "Gate charge waveforms" for parameter definition


Table 7 Reverse diode


Parameter	Symbol	Values			l lmit	Nata/Test Condition	
Parameter	Symbol	Min.	Тур.	Мах.	Unit	Note/ Test Condition	
Diode continuous forward current	Is	-	-	96	А	<i>T</i> _c =25 °C	
Diode pulse current	I _{S,pulse}	-	-	480	А	<i>T</i> _c =25 °C	
Diode forward voltage	$V_{\rm SD}$	-	0.92	1.1	V	$V_{\rm GS}$ =0 V, $I_{\rm F}$ =70 A, $T_{\rm j}$ =25 °C	
Reverse recovery time	t _{rr}	-	41	-	ns	$V_{\rm R}$ =30 V, $I_{\rm F}$ =70 A, d $i_{\rm F}$ /d t =100 A/ μ s	
Reverse recovery charge	$Q_{\rm rr}$	-	44	-	nC	$V_{\rm R}$ =30 V, $I_{\rm F}$ =70 A, d $i_{\rm F}$ /d t =100 A/ μ s	
Reverse recovery time	t _{rr}	-	28	-	ns	$V_{\rm R}$ =30 V, $I_{\rm F}$ =70 A, d $i_{\rm F}$ /d t =500 A/ μ s	
Reverse recovery charge	$Q_{\rm rr}$	-	120	-	nC	$V_{\rm R}$ =30 V, $I_{\rm F}$ =70 A, d $i_{\rm F}$ /d t =500 A/ μ s	

⁹⁾ Defined by design. Not subject to production test.





4 Electrical characteristics diagrams





























5 Package Outlines




Figure 1 Outline PG-TO220-3, dimensions in mm

StronglRFET™2 Power-Transistor, 60 V IPP030N06NF2S



Revision History

IPP030N06NF2S

Revision 2024-10-07, Rev. 2.3

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2022-01-18	Release of final version
2.1	2022-02-14	Updated the x-axis scale on diagrams 6 & 15
2.2	2022-05-16	Updated diagram 12 title
2.3	2024-10-07	Added trr and Qrr at diF/dt=100 A/μs

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2024 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www. infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.