


Automotive-grade N-channel 500 V, 61 mΩ typ., 38 A MDmesh™ DM6 Power MOSFET in a D²PAK package

Features



D²PAk



Order code	V _{DS}	R _{DS(on)} max.	l _D
STB47N50DM6AG	500 V	71 mΩ	38 A

- AEC-Q101 qualified
- · Fast-recovery body diode
- Lower R_{DS(on)} per area vs previous generation
- · Low gate charge, input capacitance and resistance
- 100% avalanche tested
- · Extremely high dv/dt ruggedness
- · Zener-protected

Applications

· Switching applications

Description

This high-voltage N-channel Power MOSFET is part of the MDmesh $^{\text{TM}}$ DM6 fast-recovery diode series. Compared with the previous MDmesh fast generation, DM6 combines very low recovery charge (Q_{rr}), recovery time (t_{rr}) and excellent improvement in $R_{\text{DS(on)}}$ per area with one of the most effective switching behaviors available in the market for the most demanding high-efficiency bridge topologies and ZVS phase-shift converters.

Product status link		
STB47N50DM6AG		

Product summary			
Order code	STB47N50DM6AG		
Marking	47N50DM6		
Package	D ² PAK		
Packing	Tape and reel		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	500	V
V_{GS}	Gate-source voltage	±25	V
I _D	Drain current (continuous) at T _C = 25 °C	38	Α
I _D	Drain current (continuous) at T _C = 100 °C	24	Α
I _D ⁽¹⁾	Drain current (pulsed)	137	Α
P _{TOT}	Total dissipation at T _C = 25 °C	250	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	50	\//no
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	V/ns
TJ	Operating junction temperature range	55 to 150	°C
T _{stg}	Storage temperature range	-55 to 150	

- 1. Pulse width limited by safe operating area
- 2. $I_{SD} \le 38$ A, $di/dt \le 800$ A/ μ s, $V_{DS peak} < V_{(BR)DSS}$, $V_{DD} = 400$ V
- $3. \quad V_{DS} \leq 400 \ V$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.5	°C/W
R _{thj-pcb} (1)	Thermal resistance junction-pcb	30	C/VV

^{1.} When mounted on 1 inch² FR-4, 2 Oz copper board.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	I _{AR} Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})		Α
E _{AS}	Single-pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 100$ V)	850	mJ

DS12118 - Rev 4 page 2/14



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified

Table 4. On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	500			V
		V _{GS} = 0 V, V _{DS} = 500 V			5	μA
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 500 \text{ V},$ $T_C = 125 ^{\circ}\text{C}^{(1)}$			100	μA
I _{GSS}	Gate body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 19 A		61	71	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	2300	-	pF
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	140	-	pF
C _{rss}	Reverse transfer capacitance		-	3.5	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	1.6	-	Ω
Qg	Total gate charge	V _{DD} = 400 V, I _D = 38 A,	-	57	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	12	-	nC
Q _{gd}	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	-	32	-	nC

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 200 V, I _D = 19 A,	-	22	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	5.4	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times	-	56	-	ns
t _f	Fall time	and Figure 18. Switching time waveform)	-	8.5	-	ns

Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		38	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		137	Α

DS12118 - Rev 4 page 3/14



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} (2)	Forward on voltage	I _{SD} = 38 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	I_{SD} = 38 A, di/dt = 100 A/ μ s,	-	113		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V	-	0.53		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	9		Α
t _{rr}	Reverse recovery time	I_{SD} = 38 A, di/dt = 100 A/µs,	-	205		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C	-	2		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	19.5		А

- 1. Pulse width limited by safe operating area
- 2. Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

Table 8. Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_{D} = 0 \text{ A}$	±30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


DS12118 - Rev 4 page 4/14





2.1 Electrical characteristics (curves)











DS12118 - Rev 4 page 5/14



Figure 7. Capacitance variations

C (pF)

10 4

10 3

10 2

10 1

10 0

10 -1

10 0

10 1

10 2

VDS (V)

Figure 9. Normalized on-resistance vs temperature

RDS(on) (norm.)


2.5


VGS = 10 V
ID = 19 A


1.5

1
0.5

-75 -25 25 75 125 TJ (°C)








DS12118 - Rev 4 page 6/14

AM01469v1



3 Test circuits

Figure 13. Test circuit for resistive load switching times






Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS12118 - Rev 4 page 7/14



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS12118 - Rev 4 page 8/14



4.1 D²PAK (TO-263) type A2 package information

Figure 19. D²PAK (TO-263) type A2 package outline



0079457_A2_25


DS12118 - Rev 4 page 9/14



Table 9. D²PAK (TO-263) type A2 package mechanical data

Dim.	mm			
	Min.	Тур.	Max.	
А	4.40		4.60	
A1	0.03		0.23	
b	0.70		0.93	
b2	1.14		1.70	
С	0.45		0.60	
c2	1.23		1.36	
D	8.95		9.35	
D1	7.50	7.75	8.00	
D2	1.10	1.30	1.50	
Е	10.00		10.40	
E1	8.70	8.90	9.10	
E2	7.30	7.50	7.70	
е		2.54		
e1	4.88		5.28	
Н	15.00		15.85	
J1	2.49		2.69	
L	2.29		2.79	
L1	1.27		1.40	
L2	1.30		1.75	
R		0.40		
V2	0°		8°	

Figure 20. D²PAK (TO-263) recommended footprint (dimensions are in mm)





DS12118 - Rev 4 page 10/14



4.2 D²PAK packing information

Figure 21. D²PAK tape outline






AM08852v1

DS12118 - Rev 4 page 11/14



Figure 22. D²PAK reel outline



AM06038v1

Table 10. D²PAK tape and reel mechanical data

Таре			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.	Dilli.	Min.	Max.
A0	10.5	10.7	А		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base quantity 10		1000
P2	1.9	2.1	Bulk quantity 1		1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

DS12118 - Rev 4 page 12/14



Revision history

Table 11. Document revision history

Date	Revision	Changes
21-Apr-2017	1	Initial release.
		Modified title.
24-May-2017	2	Modified Table 2: "Absolute maximum ratings", Table 4: "Avalanche characteristics", Table 5: "On/off-state", Table 6: "Dynamic", Table 7: "Switching times", Table 8: "Source-drain diode" and Table 9: "Gatesource Zener diode". Minor text changes.
06-Dec-2017	3	Updated document title.
		Updated Table 4: "Avalanche characteristics" and Table 5: "On/off state".
		Added Section 2.1: "Electrical characteristics (curves)".
		Updated Section 4: "Package information".
		Minor text changes
21-05-2018	4	Removed maturity status indication from cover page. The document status is production data.
		Updated title and features list on cover page.
		Minor text changes

DS12118 - Rev 4 page 13/14



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS12118 - Rev 4 page 14/14