

AONS62920

100V Channel AlphaSGT™

General Description

- Trench Power AlphaSGTTM technology
- Low R_{DS(ON)}
- Logic Driven
- RoHS and Halogen-Free Compliant

Product Summary

 V_{DS} 100V I_D (at V_{GS}=10V) 48A $R_{DS(ON)}$ (at $V_{GS}=10V$) $< 6.3 \text{m}\Omega$ $R_{DS(ON)}$ (at V_{GS} =4.5V) < 7.6mΩ

100% UIS Tested 100% Rg Tested



Applications

- Synchronous Rectification for Quick Charger 3.0
 Synchronous Rectification for AC/DC adapter and DC/DC brick power

DFN5x6 **Top View** Top View **Bottom View** 7 D S [2 6 D S [] 3 G [⁴ 5 D

Orderable Part Number Package Type		Form	Minimum Order Quantity
AONS62920	DFN 5x6	Tape & Reel	3000

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	100	V	
Gate-Source Voltage		V _{GS}	±20	V	
Continuous Drain T _C =25°C			48		
Current ^G	T _C =100°C	I _D	48	A	
Pulsed Drain Current ^Ċ		I _{DM}	185		
Continuous Drain	T _A =25°C		22	A	
Current	T _A =70°C	IDSM	17.5	☐ ^	
Avalanche Current ^C	•	I _{AS}	44	A	
Avalanche energy	L=0.1mH	E _{AS}	97	mJ	
V _{DS} Spike ^I	10µs	V _{SPIKE}	120	V	
	T _C =25°C	P _D	113.5	W	
Power Dissipation ^B	T _C =100°C	LD	45.5	VV	
	T _A =25°C	D	6.2	W	
Power Dissipation A	T _A =70°C	P _{DSM}	4.0	VV	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.8	1.1	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC I	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		100			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V				1	μA
DSS			T _J =55°C			5	μΛ
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		1.3	1.75	2.3	V
		V_{GS} =10V, I_D =20A			5.1	6.3	mΩ
$R_{DS(ON)}$	Static Drain-Source On-Resistance		T _J =125°C		9.3	11.3	
		V_{GS} =4.5V, I_D =20A			5.9	7.6	mΩ
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =20A			100		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.68	1	V
Is	Maximum Body-Diode Continuous Cur	uous Current ^G				48	Α
DYNAMI	CPARAMETERS		-				
C _{iss}	Input Capacitance				4525		pF
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =50V, f=	V _{GS} =0V, V _{DS} =50V, f=1MHz		345		pF
C_{rss}	Reverse Transfer Capacitance	1			22.5		pF
R_g	Gate resistance	f=1MHz		0.5	1.1	1.8	Ω
SWITCH	NG PARAMETERS						
Q _g (10V)	Total Gate Charge				65	95	nC
Q _g (4.5V)	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, I _D =20A			30	45	nC
Q_{gs}	Gate Source Charge				10		nC
Q_{gd}	Gate Drain Charge				9		nC
$t_{D(on)}$	Turn-On DelayTime				10		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2.5 Ω , R_{GEN} =3 Ω			6		ns
t _{D(off)}	Turn-Off DelayTime			_	51		ns
t _f	Turn-Off Fall Time				9		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs	3		32		ns
Q_{rr}	Body Diode Reverse Recovery Charge	l _F =20A, di/dt=500A/μs	3		162		nC

A. The value of R_{BJA} is measured with the device mounted on 1in^2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{0,JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

Rev.1.2: January 2024 www.aosmd.com Page 2 of 6

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature T_{J(MAX)}=150° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.
 F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.


G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.


I. L=100uH, Fsw=1Hz, Tj≤150° C by repetitive UIS




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




 $\label{eq:local_potential} \mathbf{I_{D}}\left(\mathbf{A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)



V_{SD} (Volts)
Figure 6: Body-Diode Characteristics
(Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Current rating I_D (A)

T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

www.aosmd.com Page 5 of 6 Rev.1.2: January 2024

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Figure D: Diode Recovery Test Circuit & Waveforms



Rev.1.2: January 2024 **www.aosmd.com** Page 6 of 6