# **EPC2092 – Enhancement Mode Power Transistor**

 $V_{DS}$  , 100 V  $R_{DS(on)}$  , 2.8 m $\Omega$  typical, 3.2 m $\Omega$  max  $I_D$  , 218 A









Revised December 19, 2024

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low  $R_{DS(on)}$ , while its lateral device structure and majority carrier diode provide exceptionally low  $Q_G$  and zero  $Q_{RR}$ . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

#### **Application Notes:**

- Easy-to-use and reliable gate
- Gate Drive ON = 5 V typical, OFF = 0 V (negative voltage not needed)
- Top of FET is electrically connected to source

Questions: Ask a GaN Expert



	Maximum Ratings					
	PARAMETER	VALUE	UNIT			
V	Drain-to-Source Voltage (Continuous)	100	V			
V <sub>DS</sub>	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	120				
I <sub>D</sub>	Continuous ( $T_J \le 125$ °C)	69	^			
	Pulsed (25°C, T <sub>PULSE</sub> = 300 μs)	218	Α			
V <sub>GS</sub>	Gate-to-Source Voltage	6	V			
	Gate-to-Source Voltage	-4				
TJ	perating Temperature -40 to 150		°C			
T <sub>STG</sub>	Storage Temperature	-40 to 150				

Thermal Characteristics					
	PARAMETER	TYP	UNIT		
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Case TOP)	0.7	0.7 °C/W		
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board (Case BOTTOM)	1.7	C/ W		

	Static Characteristics ( $T_J = 25^{\circ}$ C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
BV <sub>DSS</sub>	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, I}_{D} = 0.075 \text{ mA}$	100			V	
	Drain-Source Leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}$		0.007	0.065		
I <sub>DSS</sub>		$V_{GS} = 0 \text{ V}, V_{DS} = 60 \text{ V}, T_{J} = 90 \text{ °C}$		0.02	0.12		
	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.01	2	mA	
I <sub>GSS</sub>	Gate-to-Source Forward Leakage#	$V_{GS} = 5 \text{ V}, T_J = 125^{\circ}\text{C}$		0.5	4		
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.05	0.5		
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 7 \text{ mA}$	0.8	1.1	2.5	V	
D	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}, I_D = 30 \text{ A}$		2.8	3.2		
R <sub>DS(on)</sub>	Drain-Source On Resistance#	$V_{GS} = 5 \text{ V}, I_D = 30 \text{ A}, T_J = 125^{\circ}\text{C}$		4.5	5.5	mΩ	
$V_{SD}$	Source-Drain Forward Voltage#	$V_{GS} = 0 \text{ V, } I_S = 0.5 \text{ A}$		1.5		V	

<sup>#</sup> Defined by design. Not subject to production test.

Die size: 3.725 x 1.45 mm

**EPC2092** eGaN® FETs are supplied in passivated die form with coppar pillarss.

## **Applications**

- Copper Pillars for Package Integration
- DC-DC Converters
- Isolated DC-DC Converters
- Lidar
- Sync Rectification for AC-DC and DC-DC
- Point-of-Load Converters
- USB-C
- · Class-D Audio
- · LED Lighting
- · eMobility

## **Benefits**

- Ultra High Efficiency
- · No Reverse Recovery
- Ultra Low Q<sub>G</sub>
- · Small Footprint

Scan QR code or click link below for more information including reliability reports, device models, demo boards!




https://l.ead.me/EPC2092

EPC2092 eGaN® FET DATASHEET

Dynamic Characteristics# (T <sub>J</sub> = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>ISS</sub>	Input Capacitance			1686	2308	
$C_{RSS}$	Reverse Transfer Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		4.3		
C <sub>OSS</sub>	Output Capacitance			568	786	рF
C <sub>OSS(ER)</sub>	Effective Output Capacitance, Energy Related (Note 1)	V 0+- F0VVV 0V		697		
C <sub>OSS(TR)</sub>	Effective Output Capacitance, Time Related (Note 2)	$V_{DS} = 0 \text{ to } 50 \text{ V}, V_{GS} = 0 \text{ V}$		881		
$R_{G}$	Gate Resistance			0.9		Ω
Q <sub>G</sub>	Total Gate Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 30 \text{ A}$		12	15.8	
Q <sub>GS</sub>	Gate to Source Charge			3.9		
$Q_{GD}$	Gate to Drain Charge	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 30 A		1.2		
Q <sub>G(TH)</sub>	Gate Charge at Threshold			2.7		nC
Qoss	Output Charge	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}$		44	56	
Q <sub>RR</sub>	Source-Drain Recovery Charge			0		

<sup>#</sup> Defined by design. Not subject to production test.

Figure 1: Typical Output Characteristics at 25°C






Figure 3: Typical R<sub>DS(on)</sub> vs. V<sub>GS</sub> for Various Currents





Figure 4: Typical R<sub>DS(on)</sub> vs. V<sub>GS</sub> for Various Temperatures



All measurements were done with substrate connected to source.

Note 1:  $C_{OSS(ER)}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50 V. Note 2:  $C_{OSS(TR)}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50 V.




Figure 5b: Typical Capacitance (Log Scale)




Figure 6: Typical Output Charge and Coss Stored Energy 80 E<sub>0SS</sub> — C<sub>OSS</sub> Stored Energy (µJ) 60 Q<sub>055</sub> – Output Charge (nC) 40 20 100 50 V<sub>DS</sub> – Drain-to-Source Voltage (V)

Figure 7: Typical Gate Charge




Figure 8: Typical Reverse Drain-Source Characteristics






Figure 9: Typical Normalized On-State Resistance vs. Temperature




**Note:** Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.

Figure 10: Typical Normalized Threshold Voltage vs. Temperature



**Figure 11: Typical Transient Thermal Response Curves** 









Figure 12: Safe Operating Area






#### **DIE MARKINGS**



Part	Laser Markings				
Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3		
EPC2092	2092	YYYY	ZZZZ		

## **DIE OUTLINE**

Solder Bump View



DIM	MICKUMETERS				
DIM	MIN	Nominal	MAX		
Α	3695	3725	3755		
В	1420	1450	1480		
c		150			
d		180			

Pad 1 is Gate;

Pads 2-4, 9-13, 18-22, 27-31, 36-40, 45-49, 54-58 are Source;

Pads 5-8, 14-17, 23-26, 32-35, 41-44, 50-53 are Drain.


Note: Cu pillar dies are not intended for mounting on a PCB, they are intended for use in a package. Terms of die usage: The die represented by this data sheet are intended for initial evaluation for integration to buyer defined package. EPC does not guarantee reliability in the buyer specific package. To ensure reliability, the die may need redesign to be optimized to buyers specific package. NRE may apply

## **LAYOUT CONSIDERATIONS**

GaN transistors generally behave like power MOSFETs, but at much higher switching speeds and power densities, therefore layout considerations are very important, and care must be taken to minimize layout parasitic inductances. The recommended design utilizes the first inner layer as a power loop return path. This return path is located directly beneath the top layer's power loop allowing for the smallest physical loop size. This method is also commonly referred to as flux cancellation. Variations of this concept can be implemented by placing the bus capacitors either next to the high side device, next to the low side device, or between the low and high side devices, but in all cases the loop is closed using the first inner layer right beneath the devices.

A similar concept is also used for the gate loop, with the return gate loop located directly under the turn ON and OFF gate resistors.

Furthermore, to minimize the common source inductance between power and gate loops, the power and gate loops are laid out perpendicular to each other, and a via next to the source pad closest to the gate pad is used as Kelvin connection for the gate driver return path.



Gate and power loop should be orthogonal

Figure 13: Inner vertical layout for power and gate loops

Detailed recommendations on layout can be found on EPC's website: Optimizing PCB Layout with eGaN FETs.pdf

#### TYPICAL THERMAL CONCEPT

The EPC2092 can take advantage of dual sided cooling to maximize its heat dissipation capabilities in high power density designs. Note that the top of EPC FETs are connected to source potential, so for half-bridge topologies the Thermal Interface Material (TIM) needs to provide electrical isolation to the heatsink.

Recommended best practice thermal solutions are covered in detail in How2AppNote012 - How to Get More Power Out of an eGaN Converter.pdf.




Figure 14: Exploded view of heatsink assembly using screws

Figure 15: A cross-section image of dual sided thermal solution

## Note: Connecting the heatsink to ground is recommended and can significantly improve radiated EMI

The thermal design can be optimized by using the **GaN FET Thermal Calculator** on EPC's website.

- $\bullet \ Assembly \ resources-https://epc-co.com/epc/Portals/0/epc/documents/product-training/Appnote\_GaNassembly.pdf$
- Library of Altium footprints for production FETs and ICs https://epc-co.com/epc/documents/altium-files/EPC%20Altium%20Library.zip (for preliminary device Altium footprints, contact EPC)

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

 $eGaN^{\circ}$  is a registered trademark of Efficient Power Conversion Corporation. EPC Patent Listing: https://epc-co.com/epc/about-epc/patents

 $Information\ subject\ to\ change\ without\ notice.$