

## **MOSFET**

## OptiMOS<sup>™</sup>5 Power-Transistor, 25 V

### **Features**

- Optimized for high performance buck converters Monolithic integrated Schottky-like diode Very low on-resistance  $R_{\rm DS(on)}$  @  $V_{\rm GS}$ =4.5V 100% avalanche tested


- N-channel
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21

### **Product validation**

Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters** 

Table 1 Roy 1 of formation 1 aramotore							
Parameter	Value	Unit					
V <sub>DS</sub>	25	V					
R <sub>DS(on),max</sub>	1.1	mΩ					
I <sub>D</sub>	202	A					
Qoss	29	nC					
Q <sub>G</sub> (0V4.5V)	17	nC					











Type / Ordering Code	Package	Marking	Related Links
BSZ011NE2LS5I	PG-TSDSON-8 FL	11NE25I	-

# OptiMOS<sup>TM</sup>5 Power-Transistor, 25 V BSZ011NE2LS5I



## **Table of Contents**

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	0
Revision History	1
Trademarks 1	1
Disclaimer	1

## OptiMOS<sup>™</sup>5 Power-Transistor, 25 V BSZ011NE2LS5I



# 1 Maximum ratings at $T_A$ =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatar	Cymahal		Value	s	11	Nata / Tast Canalities	
Parameter	Symbol		Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current <sup>1)</sup> $I_D$		$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =4.5 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =4.5 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm THJA}$ =60 °C/W <sup>2</sup> )					
Pulsed drain current <sup>3)</sup>	I <sub>D,pulse</sub>	-	-	808	Α	<i>T</i> <sub>C</sub> =25 °C	
Avalanche energy, single pulse <sup>4)</sup>	<b>E</b> AS	-	-	119	mJ	$I_{\rm D}$ =20 A, $R_{\rm GS}$ =25 $\Omega$	
Gate source voltage	V <sub>GS</sub>	-16	-	16	V	-	
Power dissipation	P <sub>tot</sub>	-	-	69 2.1	W	T <sub>C</sub> =25 °C T <sub>A</sub> =25 °C, R <sub>THJA</sub> =60 °C/W <sup>2)</sup>	
Operating and storage temperature	T <sub>j</sub> , T <sub>stg</sub>	-55	-	150	°C	IEC climatic category; DIN IEC 68-1 55/150/56	

#### 2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition	
Farameter	Symbol	Min.	Тур.	Max.	Ullit	Note / Test Condition	
Thermal resistance, junction - case, bottom	R <sub>thJC</sub>	-	-	1.8	°C/W	-	
Thermal resistance, junction - case, top	R <sub>thJC</sub>	-	-	20	°C/W	-	
Device on PCB, 6 cm² cooling area	R <sub>thJA</sub>	-	-	60	°C/W	-	

<sup>&</sup>lt;sup>1)</sup> Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature at 25°C. For higher case temperature please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.  $^{2)}$  Device on 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm $^{2}$  (one layer, 70  $\mu$ m thick) copper area for drain

connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

<sup>&</sup>lt;sup>4)</sup> See Diagram 13 for more detailed information

# OptiMOS<sup>™</sup>5 Power-Transistor, 25 V BSZ011NE2LS5I



# 3 Electrical characteristics at $T_j$ =25 °C, unless otherwise specified

Table 4 **Static characteristics** 

Parameter.	0	Values			1114		
Parameter	Symbol	Min.			Unit	Note / Test Condition	
Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	25	-	-	V	V <sub>GS</sub> =0 V, I <sub>D</sub> =10 mA	
Breakdown voltage temperature coefficient	$dV_{(BR)DSS}/dT_{j}$	-	15	-	mV/°C	I <sub>D</sub> =10 mA, referenced to 25 °C	
Gate threshold voltage	$V_{\mathrm{GS(th)}}$	1.2	-	2	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	
Zero gate voltage drain current	I <sub>DSS</sub>	-	- 0.9	0.5	mA	V <sub>DS</sub> =20 V, V <sub>GS</sub> =0 V, T <sub>i</sub> =25 °C V <sub>DS</sub> =20 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =125 °C	
Gate-source leakage current	I <sub>GSS</sub>	-	10	100	nA	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V	
Drain-source on-state resistance	R <sub>DS(on)</sub>	-	0.82 1.1	1.1 1.5	mΩ	V <sub>GS</sub> =10 V, I <sub>D</sub> =20 A V <sub>GS</sub> =4.5 V, I <sub>D</sub> =20 A	
Gate resistance	R <sub>G</sub>	-	0.7	1.2	Ω	-	
Transconductance	<b>g</b> fs	80	160	-	S	V <sub>DS</sub>  ≥2  I <sub>D</sub>   R <sub>DS(on)max</sub> , I <sub>D</sub> =20 A	

Table 5 **Dynamic characteristics** 

Danamatan	O. was book	Values				Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	it Note / Test Condition	
Input capacitance <sup>1)</sup>	Ciss	-	2500	3400	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =12 V, f=1 MHz	
Output capacitance <sup>1)</sup>	Coss	-	1200	1600	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =12 V, f=1 MHz	
Reverse transfer capacitance	C <sub>rss</sub>	-	92	-	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =12 V, f=1 MHz	
Turn-on delay time	$t_{ m d(on)}$	-	5	-	ns	$V_{\rm DD}$ =12 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 $\Omega$	
Rise time	t <sub>r</sub>	-	4	-	ns	$V_{\rm DD}$ =12 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 $\Omega$	
Turn-off delay time	$t_{ m d(off)}$	-	26	-	ns	$V_{\rm DD}$ =12 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 $\Omega$	
Fall time	$t_{\mathrm{f}}$	-	3	-	ns	$V_{\rm DD}$ =12 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =1.6 $\Omega$	

# OptiMOS<sup>TM</sup>5 Power-Transistor, 25 V BSZ011NE2LS5I



Table 6 Gate charge characteristics<sup>1)</sup>

Paramatan	Ol		Values			Nata / Tank One distant	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q <sub>gs</sub>	-	5.6	-	nC	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 4.5 V	
Gate charge at threshold	Q <sub>g(th)</sub>	-	3.5	-	nC	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 4.5 V	
Gate to drain charge	$Q_{\mathrm{gd}}$	-	3.5	-	nC	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 4.5 V	
Switching charge	Q <sub>sw</sub>	-	5.7	-	nC	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 4.5 V	
Gate charge total <sup>2)</sup>	Qg	-	17	23	nC	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 4.5 V	
Gate plateau voltage	V <sub>plateau</sub>	-	2.3	-	V	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 4.5 V	
Gate charge total <sup>2)</sup>	Qg	-	37	50	nC	$V_{\rm DD}$ =12 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge total, sync. FET	Q <sub>g(sync)</sub>	-	16	-	nC	V <sub>DS</sub> =0.1 V, V <sub>GS</sub> =0 to 4.5 V	
Output charge <sup>2)</sup>	Qoss	-	29	38	nC	V <sub>DD</sub> =12 V, V <sub>GS</sub> =0 V	


## Table 7 Reverse diode


Daramatar	Cymbol	Values			11:4	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	Is	-	-	107	Α	T <sub>C</sub> =25 °C	
Diode pulse current	I <sub>S,pulse</sub>	-	-	808	Α	T <sub>C</sub> =25 °C	
Diode forward voltage	V <sub>SD</sub>	-	0.50	0.65	V	V <sub>GS</sub> =0 V, I <sub>F</sub> =11 A, T <sub>j</sub> =25 °C	
Reverse recovery time	<i>t</i> <sub>rr</sub>	-	19	-	ns	V <sub>R</sub> =20 V, I <sub>F</sub> =20 A, di <sub>F</sub> /dt=400 A/μs	
Reverse recovery charge	Qrr	-	20	-	nC	V <sub>R</sub> =20 V, I <sub>F</sub> =20 A, di <sub>F</sub> /dt=400 A/μs	

 $<sup>^{1)}</sup>$  See "Gate charge waveforms" for parameter definition  $^{2)}$  Defined by design. Not subject to production test.





## 4 Electrical characteristics diagrams






























# 5 Package Outlines



DIM	MILLIM	ETERS	INCH	IES	
DIM	MIN	MAX	MIN	MAX	
Α	0.90	1.10	0.035	0.043	
b	0.24	0.44	0.009	0.017	
b1	0.10	0.30	0.004	0.012	
b2	0.24	0.44	0.009	0.017	
D=D1	3.20	3.40	0.126	0.134	
D2	2.19	2.39	0.086	0.094	
D3	1.54	1.74	0.061	0.069	
D4	0.21	0.41	0.008	0.016	
E	3.20	3.40	0.126	0.134	
E4	2.01	2.21	0.079	0.087	
E6	0.10	0.30	0.004	0.012	
е	0.	65 (BSC)	0.026 (BSC)		
N		8	8		
L	0.30	0.51	0.012	0.020	
L1	0.40	0.70	0.016	0.028	
L2	0.50	0.70	0.020	0.028	
aaa	0.2	25	0.010		
F1	3.9	90	0.154		
F2	2.29		0.0	90	
F3	0.3	31	0.0	12	
F4	0.3	34	0.0	13	
F5	0.0	30	0.031		
F6	1.0	00	0.0	39	
F7	2.5	51	0.099		
F8	1.6	64	0.0	65	
F9	0.5	50	0.0	20	

DOCUMENT NO.					
Z8B00158553					
SCALE 0					
2.5- 0 2.5 L					
EUROPEAN PROJECTION					
ISSUE DATE 27-12-2010					
REVISION 02					

Figure 1 Outline PG-TSDSON-8 FL, dimensions in mm/inches

## OptiMOS<sup>TM</sup>5 Power-Transistor, 25 V BSZ011NE2LS5I



## **Revision History**

BSZ011NE2LS5I

Revision: 2020-10-23, Rev. 2.1

Previous Revision

r revious r	r revious revision						
Revision	Date	Subjects (major changes since last revision)					
2.0	2019-02-04	Release of final version					
2.1	2020-10-23	Update current rating					

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2020 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.