

# A04292E

# 100V N-Channel MOSFET

# **General Description**

- Trench Power MV MOSFET technology
- Low R<sub>DS(ON)</sub> Low Gate Charge
- Optimized for fast-switching applications
- ESD protected
- RoHS and Halogen-Free Compliant

# **Applications**

- Synchronus Rectification in DC/DC and AC/DC Converters
- Industrial and Motor Drive applications

# **Product Summary**

100V  $I_D$  (at  $V_{GS}$ =10V) 8A  $R_{DS(ON)}$  (at  $V_{GS}$ =10V) < 23mΩ  $R_{DS(ON)}$  (at  $V_{GS}$ =4.5V) < 33mΩ


### Typical ESD protection


100% UIS Tested 100% Rg Tested

#### **HBM Class 2**



#### SOIC-8





Orderable Part Number	Package Type	Form	Form Minimum	
AO4292E	SO-8	Tape & Reel	3000	
Absolute Maximum Ratings T <sub>A</sub> =2	5°C unless otherwise note	ed		
Parameter	Symbol	Maximum		Units
Drain-Source Voltage	$V_{DS}$	100		V

The state of the s					
Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	100	V	
Gate-Source Voltage		V <sub>GS</sub>	±20	V	
Continuous Drain	T <sub>A</sub> =25°C		8		
Current	T <sub>A</sub> =70°C	ID .	6.2	A	
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	32		
Avalanche Current <sup>C</sup>		I <sub>AS</sub>	14	A	
Avalanche energy	L=0.1mH	E <sub>AS</sub>	10	mJ	
V <sub>DS</sub> Spike	10µs	V <sub>SPIKE</sub>	120	V	
	T <sub>A</sub> =25°C	ь	3.1	W	
Power Dissipation <sup>B</sup>	T <sub>A</sub> =70°C	$-P_{D}$	2.0	VV	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C	

Thermal Characteristics					
Parameter		Symbol	Тур	Max	Units
Maximum Junction-to-Ambient A	t ≤ 10s	D	31	40	°C/W
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	59	75	°C/W
Maximum Junction-to-Lead	Steady-State	$R_{\theta JL}$	16	24	°C/W



#### Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC I	PARAMETERS					
$BV_{DSS}$	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
I <sub>DSS</sub> Ze	Zero Gate Voltage Drain Current	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V			1	μA
DSS	2010 Gate Voltage Brain Gunent	T <sub>J</sub>	=55°C		5	μΛ
$I_{GSS}$	Gate-Body leakage current	$V_{DS}=0V$ , $V_{GS}=\pm20V$			±10	μA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$	1.6	2.15	2.7	V
		$V_{GS}$ =10V, $I_{D}$ =8A		18.5	23	mΩ
$R_{DS(ON)}$	Static Drain-Source On-Resistance	T <sub>J</sub> =	125°C	33	42	
		$V_{GS}$ =4.5V, $I_D$ =6A		23.5	33	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_{D}$ =8A		30		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V		0.72	1	V
Is	Maximum Body-Diode Continuous Current				4	Α
DYNAMI	C PARAMETERS					
C <sub>iss</sub>	Input Capacitance		900	1200	1500	pF
Coss	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =50V, f=1MH:	z 60	93	125	pF
$C_{rss}$	Reverse Transfer Capacitance	7	2	6.3	15	pF
$R_g$	Gate resistance	f=1MHz	0.5	1.0	1.5	Ω
SWITCH	ING PARAMETERS					
<b>Q</b> <sub>g</sub> (10V)	Total Gate Charge			16.5	25	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =50V, I <sub>D</sub> =8A		8	14	nC
$Q_{gs}$	Gate Source Charge	V <sub>GS</sub> -10V, V <sub>DS</sub> -30V, I <sub>D</sub> -0A		3.5		nC
$Q_{gd}$	Gate Drain Charge			2.5		nC
$t_{D(on)}$	Turn-On DelayTime			6		ns
t <sub>r</sub>	Turn-On Rise Time	V <sub>GS</sub> =10V, V <sub>DS</sub> =50V, R <sub>L</sub> =6.	25Ω,	3		ns
t <sub>D(off)</sub>	Turn-Off DelayTime	$R_{GEN}=3\Omega$		22		ns
t <sub>f</sub>	Turn-Off Fall Time			3		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =8A, dI/dt=500A/μs		20		ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	<sub>e</sub> I <sub>F</sub> =8A, dI/dt=500A/μs		80		nC

A. The value of  $R_{0JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25° C. The

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms\_and\_conditions\_of\_sale

value in any given application depends on the user's specific board design. B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150° C, using  $\leq$  10s junction-to-ambient thermal resistance. C. Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}$ =150° C. Ratings are based on low frequency and duty cycles to keep initial $T_J$ =25° C.


D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to lead  $R_{\theta JL}$  and lead to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.




### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 $V_{\rm DS}$  (Volts) Figure 1: On-Region Characteristics (Note E)




40




 $\label{eq:local_potential} \mathbf{I_{D}}\left(\mathbf{A}\right)$  Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V<sub>GS</sub> (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)





# Gate Charge Test Circuit & Waveform







# Resistive Switching Test Circuit & Waveforms





# Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





# Diode Recovery Test Circuit & Waveforms

