



N-channel 650 V, 33 m Ω typ., 75 A MDmesh DM6 Power MOSFET in a TO-247 long leads package



TO-247 long leads



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STWA75N65DM6	650 V	36 mΩ	75 A

- Fast-recovery body diode
- Lower R_{DS(on)} per area vs previous generation
- · Low gate charge, input capacitance and resistance
- 100% avalanche tested
- · Extremely high dv/dt ruggedness
- Zener-protected

Applications

· Switching applications

Description

This high-voltage N-channel Power MOSFET is part of the MDmesh DM6 fast-recovery diode series. Compared with the previous MDmesh fast generation, DM6 combines very low recovery charge (Q_{rr}), recovery time (t_{rr}) and excellent improvement in $R_{DS(on)}$ per area with one of the most effective switching behaviors available in the market for the most demanding high-efficiency bridge topologies and ZVS phase-shift converters.



Product status link	
STWA75N65DM6	

Product summary		
Order code	STWA75N65DM6	
Marking	75N65DM6	
Package	TO-247 long leads	
Packing	Tube	



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V_{GS}	Gate-source voltage	±25	V	
I-	Drain current (continuous) at T _C = 25 °C		_	
Ι _D	Drain current (continuous) at T _C = 100 °C	47	_ A	
I _{DM} ⁽¹⁾	Drain current (pulsed)	280	Α	
P _{TOT}	Total power dissipation at T _C = 25 °C	480	W	
dv/dt (2)	Peak diode recovery voltage slope		V/ns	
di/dt ⁽²⁾	Peak diode recovery current slope 1000		A/µs	
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	V/ns	
T _{STG}	Storage temperature range			
T _J	Operating junction temperature range	-55 to 150	°C	

- 1. Pulse width limited by safe operating area.
- 2. $I_{SD} \le 75 \, A$, $V_{DS \, (peak)} < V_{(BR)DSS}$, $V_{DD} = 400 \, V$.
- 3. $V_{DS} \le 520 \text{ V}.$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.26	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (t _p limited by T _J max)	9	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$; $V_{DD} = 50$ V)	1.9	J

DS13828 - Rev 1 page 2/12



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	650			V
I	Zoro goto voltago droin ourrent	V _{GS} = 0 V, V _{DS} = 650 V			5	
I _{DSS}	Zero gate voltage drain current	V_{GS} = 0 V, V_{DS} = 650 V, T_{C} = 125 °C ⁽¹⁾			100	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.25	4	4.75	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 37.5 A		33	36	mΩ

^{1.} Specified by design - not tested in production.

Table 5. Dynamic characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	5700	-	pF
C _{oss}	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	280	-	pF
C _{rss}	Reverse transfer capacitance	pacitance		3	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 to 520 V, V _{GS} = 0 V	-	960	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A		1.5	-	Ω
Qg	Total gate charge	$V_{DD} = 520 \text{ V, } I_D = 77 \text{ A, } V_{GS} = 0 \text{ to}$	-	118	-	nC
Q _{gs}	Gate-source charge	10 V (see Figure 14. Test circuit for gate	-	38	-	nC
Q _{gd}	Gate-drain charge	charge behavior)	-	47	-	nC

^{1.} $C_{\text{oss eq}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 325 V, I _D = 38.5 A,	-	40	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	32	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times and	-	125	-	ns
t _f	Fall time	Figure 18. Switching time waveform)	-	10	-	ns

DS13828 - Rev 1 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		75	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		280	Α
V _{SD} (2)	Forward on voltage	V _{GS} = 0 V, I _{SD} = 75 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 77 A, di/dt = 100 A/μs, V _{DD} = 60 V	-	149		ns
Q _{rr}	Reverse recovery charge	(see Figure 15. Test circuit for inductive	-	0.92		μC
I _{RRM}	Reverse recovery current	load switching and diode recovery times)		10.4		Α
t _{rr}	Reverse recovery time	I _{SD} = 77 A, di/dt = 100 A/μs,	-	280		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _J = 150 °C	-	4.12		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	24		Α


^{1.} Pulse width is limited by safe operating area.


DS13828 - Rev 1 page 4/12


^{2.} Pulsed: pulse duration = 300 μs, duty cycle 1.5%.




2.1 Electrical characteristics (curves)









DS13828 - Rev 1 page 5/12



Figure 7. Typical capacitance characteristics




Figure 8. Typical output capacitance stored energy




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized on-resistance vs. temperature




Figure 11. Normalized breakdown voltage vs temperature





Figure 12. Typical reverse diode forward characteristics



DS13828 - Rev 1 page 6/12



3 Test circuits

Figure 13. Test circuit for resistive load switching times

AM01468v1

Figure 14. Test circuit for gate charge behavior

V_{GS}

V_{GS}

V_{GS}


V_{GS}


D U.T.


AM01469v10

Figure 15. Test circuit for inductive load switching and diode recovery times

AM01470v1







DS13828 - Rev 1 page 7/12




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-247 package information

Figure 19. TO-247 long leads package outline



8463846_3

DS13828 - Rev 1 page 8/12



Table 8. TO-247 long leads package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.26
b2			3.25
b3			2.25
С	0.59		0.66
D	20.90	21.00	21.10
E	15.70	15.80	15.90
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
е	5.34	5.44	5.54
L	19.80	19.92	20.10
L1			4.30
Р	3.50	3.60	3.70
Q	5.60		6.00
S	6.05	6.15	6.25
aaa		0.04	0.10

DS13828 - Rev 1 page 9/12



Revision history

Table 9. Document revision history

Date	Revision	Changes
24-Sep-2021	1	First release.

DS13828 - Rev 1 page 10/12



Contents

1	Elec	etrical ratings	2
2	Electrical characteristics		3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	Package information	
	4.1	TO-247 package information	8
Rev	ision	history	10



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

DS13828 - Rev 1 page 12/12