



**OptiMOS™ -5 Power Transistor**

**RoHS**
**Features**

- OptiMOS™ power MOSFET for automotive applications
- N-channel - Enhancement mode - Logic Level
- MSL1 up to 260°C peak reflow
- 175 °C operating temperature
- Green product (RoHS compliant)
- 100% Avalanche tested

**Product Summary**

$V_{DS}$	100	V
$R_{DS(on),max}$	12	mΩ
$I_D$	40	A

**PG-TSDSON-8-33**


Type	Package	Marking
IAUZ40N10S5L120	<a href="#">PG-TSDSON-8-33</a>	5N1L120

**Maximum ratings, at  $T_j=25\text{ °C}$ , unless otherwise specified**

Parameter	Symbol	Conditions	Value	Unit
Drain current	$I_D$	$V_{GS}=10\text{ V}$ , Chip limitation <sup>1,2)</sup>	46	A
		$V_{GS}=10\text{ V}$ , DC current <sup>3)</sup>	40	
		$T_a=85\text{ °C}$ , $V_{GS}=10\text{ V}$ , $R_{thJA}$ on 2s2p <sup>2,4)</sup>	9	
Pulsed drain current <sup>2)</sup>	$I_{D,pulse}$	$T_C=25\text{ °C}$	160	
Avalanche energy, single pulse <sup>2)</sup>	$E_{AS}$	$I_D=20\text{ A}$	33	mJ
Avalanche current, single pulse	$I_{AS}$	-	22	A
Gate source voltage	$V_{GS}$	-	±20	V
Power dissipation	$P_{tot}$	$T_C=25\text{ °C}$	62	W
Operating and storage temperature	$T_j, T_{stg}$	-	-55 ... +175	°C

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	

**Thermal characteristics<sup>2)</sup>**

Thermal resistance, junction - case	$R_{thJC}$	-	-	-	2.4	K/W
Thermal resistance, junction - ambient <sup>4)</sup>	$R_{thJA}$	-	-	35.5	-	

**Electrical characteristics, at  $T_j=25^\circ\text{C}$ , unless otherwise specified**
**Static characteristics**

Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS}=0V, I_D=1mA$	100	-	-	V
Gate threshold voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=27\mu A$	1.2	1.7	2.2	
Zero gate voltage drain current	$I_{DSS}$	$V_{DS}=100V, V_{GS}=0V, T_j=25^\circ\text{C}$	-	0.1	1	$\mu A$
		$V_{DS}=100V, V_{GS}=0V, T_j=125^\circ\text{C}^{2)}$	-	10	100	
Gate-source leakage current	$I_{GSS}$	$V_{GS}=20V, V_{DS}=0V$	-	-	100	nA
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=4.5V, I_D=20A$	-	13.6	18.5	m $\Omega$
		$V_{GS}=10V, I_D=20A$	-	10.3	12	
Gate resistance <sup>2)</sup>	$R_G$	-	-	1.3	-	$\Omega$

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	

**Dynamic characteristics<sup>2)</sup>**

Input capacitance	$C_{iss}$	$V_{GS}=0V, V_{DS}=50V,$ $f=1MHz$	-	1222	1589	pF
Output capacitance	$C_{oss}$		-	213	277	
Reverse transfer capacitance	$C_{rss}$		-	12	18	
Turn-on delay time	$t_{d(on)}$	$V_{DD}=50V, V_{GS}=10V,$ $I_D=20A, R_{G,ext}=3.5\Omega$	-	3	-	ns
Turn-off delay time	$t_{d(off)}$		-	11	-	
Rise time	$t_r$		-	1	-	
Fall time	$t_f$		-	6	-	

**Gate Charge Characteristics<sup>2)</sup>**

Gate to source charge	$Q_{gs}$	$V_{DD}=50V, I_D=20A,$ $V_{GS}=0 \text{ to } 10V$	-	3.8	4.9	nC
Gate to drain charge	$Q_{gd}$		-	3.3	5.0	
Gate charge total	$Q_g$		-	17.4	22.6	
Gate plateau voltage	$V_{plateau}$		-	3.1	-	V

**Reverse Diode**

Diode continuous forward current <sup>2)</sup>	$I_S$	$T_C=25^\circ C$	-	-	40	A
Diode pulse current <sup>2)</sup>	$I_{S,pulse}$	$T_C=25^\circ C$	-	-	160	
Diode forward voltage	$V_{SD}$	$V_{GS}=0V, I_F=20A,$ $T_j=25^\circ C$	-	0.9	1.1	V
Reverse recovery time <sup>2)</sup>	$t_{rr}$	$V_R=50V, I_F=40A,$ $di_F/dt=100A/\mu s$	-	38	-	ns
Reverse recovery charge <sup>2)</sup>	$Q_{rr}$		-	34	-	nC

<sup>1)</sup> Practically the current is limited by the overall system design including the customer-specific PCB.


<sup>2)</sup> The parameter is not subject to production test - verified by design/characterization.

<sup>3)</sup> The product can operate at a specified current based on best practice to minimize electro-migration at the solder joint. For rare events and inrush currents, the value may be exceeded.

<sup>4)</sup> Device on a four-layer 2s2p FR4 PCB defined in accordance with JEDEC standards (JESD51-5-7). PCB is vertical in still air.


### 1 Power dissipation

$$P_{\text{tot}} = f(T_C); V_{\text{GS}} = 10 \text{ V}$$



### 2 Drain current


$$I_D = f(T_C); V_{\text{GS}} = 10 \text{ V}$$



### 3 Safe operating area

$$I_D = f(V_{\text{DS}}); T_C = 25^\circ\text{C}; D = 0$$


parameter:  $t_p$



### 4 Max. transient thermal impedance

$$Z_{\text{thJC}} = f(t_p)$$


parameter:  $D = t_p/T$



### 5 Typ. output characteristics

$$I_D = f(V_{DS}); T_j = 25^\circ\text{C}$$


parameter:  $V_{GS}$



### 6 Typ. drain-source on-state resistance

$$R_{DS(on)} = f(I_D); T_j = 25^\circ\text{C}$$


parameter:  $V_{GS}$



### 7 Typ. transfer characteristics

$$I_D = f(V_{GS}); V_{DS} = 6\text{V}$$


parameter:  $T_j$



### 8 Typ. drain-source on-state resistance

$$R_{DS(on)} = f(T_j);$$


parameter:  $I_D, V_{GS}$



### 9 Typ. gate threshold voltage


$$V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$$

parameter:  $I_D$



### 10 Typ. capacitances


$$C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$$



### 11 Typical forward diode characteristics

$$I_F = f(V_{SD})$$


parameter:  $T_j$



### 12 Avalanche characteristics

$$I_{AS} = f(t_{AV})$$


parameter:  $T_{j(start)}$



### 13 Avalanche energy


$$E_{AS} = f(T_j)$$

parameter:  $I_D$



### 14 Drain-source breakdown voltage


$$V_{BR(DSS)} = f(T_j); I_D = 1 \text{ mA}$$




### 15 Typ. gate charge

$$V_{GS} = f(Q_{gate}); I_D = 20 \text{ A pulsed}$$

parameter:  $V_{DD}$



### 16 Gate charge waveforms



[illegible]

**Figure 6** Dimensions of the PCB layout.

The figure displays two views of a PCB layout with the following dimensions:

- Left View (Top Layer):**
  - Overall width: 1.145
  - Overall height: 0.95
  - Central square aperture: 0.75 x 0.75
  - Aperture widths: 0.34 (4x), 0.65 (6x)
  - Pin1 location indicated.
- Right View (Bottom Layer):**
  - Overall width: 1.17
  - Overall height: 1.595
  - Aperture widths: 0.28 (4x), 0.72 (4x), 0.65 (6x), 0.445
  - Aperture heights: 1.25 (2x), 0.28 (2x), 0.32, 0.975 (3x), 0.52 (3x), 0.95

**Legend:**

- Copper (Dark Grey)
- Solder Mask (White)
- Stencil Apertures (Hatched)

Technical drawing of a rectangular plate. The drawing includes a top view and a side view. The top view shows a plate with a width of 8 and a height of 2. There are six circular holes along the top edge, with a center-to-center distance of 3.6 between the first and second holes. There are three rectangular cutouts along the bottom edge, with a center-to-center distance of 3.6 between the first and second cutouts. A dimension of 3.6 is also shown for the width of the first rectangular cutout. A label 'PIN 1' points to a small circle on the first rectangular cutout, with the text 'INDEX MARKING' below it. The side view shows a plate with a thickness of 0.1 and a height of 2. The plate has a flange on the right side with a thickness of 0.1 and a height of 2. The plate is labeled '12' at the bottom right.



---

**Published by**  
**Infineon Technologies AG**  
**81726 Munich, Germany**

**© Infineon Technologies AG 2021**  
**All Rights Reserved.**

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### **Information**

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### **Warnings**

Due to technical requirements, components may contain dangerous substances.  
For information on the types in question, please contact the nearest Infineon Technologies Office.  
Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life.  
If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

---

**Revision History**

Version	Date	Changes
Revision 1.0	2021-05-14	Final Data Sheet
Revision 1.1	2021-06-18	Datasheet file name updated