

AOT480L/AOB480L

80V N-Channel MOSFET SDMOS™

General Description


The AOT480L & AOB480L is fabricated with SDMOSTM trench technology that combines excellent $R_{\rm DS(ON)}$ with low gate charge & low $Q_{\rm rr}.$ The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.


Product Summary


 $\begin{array}{lll} V_{DS} & 80V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 180A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 4.5 m\Omega \; (< 4.2 m\Omega*) \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 7V) & < 5.5 m\Omega \; (< 5.2 m\Omega*) \end{array}$

100% UIS Tested 100% R_g Tested









Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOT480L	TO-220	Tube	1000
AOB480L	TO-263	Tape & Reel	800

Absolute Maximum Ratings T _A =25°C unless otherwise noted						
Parameter		Symbol	Maximum	Units		
Drain-Source Voltage		V _{DS}	80	V		
Gate-Source Voltage	;	V _{GS}	±25	V		
Continuous Drain	T _C =25°C	I _D	180			
Current ^G	rrent ^G T _C =100°C		134	A		
Pulsed Drain Current ^C		I _{DM}	500			
Continuous Drain Current	T _A =25°C	1	15	۸		
	T _A =70°C	DSM	12	A		
Avalanche Current C	alanche Current ^C		90	A		
Avalanche energy L=	:0.1mH ^C	E _{AS} ,E _{AR}	405	mJ		
V _{GS} Spike	20ms V _{SPIKE}		30	V		
	T _C =25°C	В	333	W		
Power Dissipation ^B	T _C =100°C	P _D	167	VV		
	T _A =25°C	В	1.9	W		
Power Dissipation A	T _A =70°C	P _{DSM}	1.2	VV		
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C		

Thermal Characteristics						
Parameter		Symbol Typ		Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	12	15	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	54	65	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.35	0.45	°C/W	

^{*} Surface mount package TO263



Electrical Characteristics (T_{.1}=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units		
STATIC I	STATIC PARAMETERS							
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu A, V_{GS}=0V$	80			V		
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =80V, V _{GS} =0V			10 50	μА		
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±25V			±100	nA		
$V_{GS(th)}$	Gate Threshold Voltage	V _{DS} =5V ,I _D =250μA	2	2.8	4	V		
I _{D(ON)}	On state drain current	V _{GS} =10V, V _{DS} =5V	500			Α		
		V _{GS} =10V, I _D =20A		3.7	4.5	mΩ		
		TO220 T _J =125°C		6.1	7.3	11122		
R _{DS(ON)}		V_{GS} =7V, I_D =20A TO220		4.2	5.5	mΩ		
	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A TO263		3.4	4.2	mΩ		
		V_{GS} =7V, I_D =20A TO263		3.9	5.2	mΩ		
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =20A		60		S		
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.6	1	V		
Is	Maximum Body-Diode Continuous Current				180	Α		
DYNAMIC	CPARAMETERS							
C _{iss}	Input Capacitance		5200	6520	7820	pF		
C _{oss}	Output Capacitance	V_{GS} =0V, V_{DS} =40V, f=1MHz	570	810	1060	pF		
C_{rss}	Reverse Transfer Capacitance		185	310	430	pF		
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	0.3	0.64	1	Ω		
SWITCHI	NG PARAMETERS							
Q _g (10V)	Total Gate Charge		92	116	140	nC		
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =40V, I_{D} =20A	24	30	36	nC		
Q_{gd}	Gate Drain Charge		23	38	53	nC		
t _{D(on)}	Turn-On DelayTime			31.5		ns		
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =40V, R_L =2 Ω ,		33		ns		
t _{D(off)}	Turn-Off DelayTime	$R_{GEN}=3\Omega$		46		ns		
t _f	Turn-Off Fall Time]		17.5		ns		
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=500A/μs	20	28	36	ns		
Q _{rr}	Body Diode Reverse Recovery Charge	_{Ie} I _F =20A, dI/dt=500A/μs		132	170	nC		

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

- D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case $R_{\theta JC}$ and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300 µs pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.
- G. The maximum current limited by package.
- H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C.


APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale


B. The power dissipation P_D is based on $T_{J(MAX)}$ =175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =175° C. Ratings are based on low frequency and duty cycles to keep initial T_J =25° C.







 ${
m V_{DS}}$ (Volts) Fig 1: On-Region Characteristics (Note E)




V_{GS}(Volts)
Figure 2: Transfer Characteristics (Note E)




 ${
m I_D}\left({
m A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




(Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)






Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

Rev.4.1: June 2024 **www.aosmd.com** Page 4 of 7





Time in avalanche, $t_{\rm A}$ (μ s) Figure 12: Single Pulse Avalanche capability (Note C)





Figure 13: Power De-rating (Note F)



 T_{CASE} (°C) Figure 14: Current De-rating (Note F)






Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)




Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Rev.4.1: June 2024 **www.aosmd.com** Page 5 of 7







I_S (A)
Figure 17: Diode Reverse Recovery Charge and Peak
Current vs. Conduction Current



I_S (A)
Figure 18: Diode Reverse Recovery Time and
Softness Factor vs. Conduction Current




di/dt (A/μs) Figure 19: Diode Reverse Recovery Charge and Peak Current vs. di/dt




di/dt (Α/μs)
Figure 20: Diode Reverse Recovery Time and Softness Factor vs. di/dt





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms





Rev.4.1: June 2024 **www.aosmd.com** Page 7 of 7