

# AONS66524

# 150V N-Channel AlphaSGT™

### **General Description**

- Trench Power AlphaSGT<sup>TM</sup> technology
- Low R<sub>DS(ON)</sub>
   Low Gate Charge
- Optimized Switching Performance
- RoHS 2.0 and Halogen-Free Compliant

## **Application**

- Industrial Power Supply
- Solar Inverter


### **Product Summary**


 $V_{\text{DS}}$ 150V  $I_D$  (at  $V_{GS}=20V$ ) 56A  $R_{DS(ON)}$  (at  $V_{GS}=10V$ ) < 16mΩ  $R_{DS(ON)}$  (at  $V_{GS}$ =8V) < 18mΩ


100% UIS Tested 100% Rg Tested



#### DFN5x6







Orderable Part Number	Package Type	Form	Minimum Order Quantity			
AONS66524	DFN 5x6	Tape & Reel	3000			
<u> </u>	•		_			

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	150	V	
Gate-Source Voltage	е	$V_{GS}$	±20	V	
Continuous Drain T <sub>C</sub> =25°C			56		
Current	T <sub>C</sub> =100°C	'D	36	А	
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	97		
Continuous Drain T <sub>A</sub> =25°C		1	13	А	
Current	T <sub>A</sub> =70°C	IDSM	10	A	
Avalanche Current <sup>c</sup>		I <sub>AS</sub>	48	Α	
Avalanche energy	L=0.1mH	E <sub>AS</sub>	115	mJ	
	T <sub>C</sub> =25°C	В	119	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C	P <sub>D</sub>	48	VV	
	T <sub>A</sub> =25°C	В	6.2	W	
Power Dissipation <sup>A</sup>	r Dissipation A T <sub>A</sub> =70°C P <sub>DSM</sub>		4	vv	
Junction and Storage Temperature Range		$T_J, T_{STG}$	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{ heta JA}$	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	т <sub>ө</sub> ја	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.87	1.05	°C/W	



#### Electrical Characteristics (T<sub>.I</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
STATIC PARAMETERS								
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		150			V	
	Zero Gate Voltage Drain Current	V <sub>DS</sub> =150V, V <sub>GS</sub> =0V				1		
I <sub>DSS</sub>	Zelo Gale Vollage Dialii Current	T <sub>J</sub>	=55°C			5	μA	
$I_{GSS}$	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±20V				±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=250\mu A$		2.5	3.1	3.7	٧	
		V <sub>GS</sub> =10V, I <sub>D</sub> =20A			13	16	mΩ	
$R_{DS(ON)}$	Static Drain-Source On-Resistance	T <sub>J</sub> =	125°C		26	32		
		$V_{GS}$ =8V, $I_D$ =20A			14	18	mΩ	
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_{D}$ =20A			44		S	
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V			0.7	1	V	
I <sub>S</sub>	Maximum Body-Diode Continuous Current					57	Α	
DYNAMIC	CPARAMETERS							
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =75V, f=1MHz			1780		pF	
C <sub>oss</sub>	Output Capacitance				210		pF	
$C_{rss}$	Reverse Transfer Capacitance				4		pF	
$R_g$	Gate resistance	f=1MHz		0.5	1	1.5	Ω	
SWITCH	NG PARAMETERS							
Q <sub>g</sub> (10V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =75V, I <sub>D</sub> =20A			23	35	nC	
$Q_{gs}$	Gate Source Charge				8		nC	
$Q_{gd}$	Gate Drain Charge				2.6		nC	
Q <sub>oss</sub>	Output Charge	V <sub>GS</sub> =0V, V <sub>DS</sub> =75V			79		nC	
t <sub>D(on)</sub>	Turn-On DelayTime				9		ns	
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =75V, $R_L$ =3.75 $\Omega$ , $R_{GEN}$ =3 $\Omega$			3.5		ns	
$t_{D(off)}$	Turn-Off DelayTime				25.5		ns	
t <sub>f</sub>	Turn-Off Fall Time				5		ns	
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, di/dt=500A/μs			59		ns	
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, di/dt=500A/μs			513		nC	

A. The value of  $R_{\rm BJA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_{\rm A}$  =25° C. The Power dissipation P<sub>DSM</sub> is based on R <sub>⊕JA</sub> t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:

Rev.1.1:November 2023 www.aosmd.com Page 2 of 6

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(MAX)}$ =150° C. D. The  $R_{NJA}$  is the sum of the thermal impedance from junction to case  $R_{NJC}$  and case to ambient. E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^{\circ}$  C.




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



 $V_{\rm DS}$  (Volts) Figure 1: On-Region Characteristics (Note E)



V<sub>GS</sub> (Volts) Figure 2: Transfer Characteristics (Note E)



 ${\rm I_D}\left( {\rm A} \right)$  Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)






Figure 4: On-Resistance vs. Junction Temperature (Note E)




V<sub>GS</sub> (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 ${\bf Q_g}$  (nC) Figure 7: Gate-Charge Characteristics




V<sub>DS</sub> (Volts)
Figure 8: Capacitance Characteristics



V<sub>GS</sub>> or equal to 8V Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Pulse Width (s)
Figure 10: Single Pulse Power Rating Junction-toCase (Note F)




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T<sub>CASE</sub> (° C)
Figure 12: Power De-rating (Note F)




T<sub>CASE</sub> (° C)
Figure 13: Current De-rating (Note F)



V<sub>DS</sub> (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.1: November 2023 **www.aosmd.com** Page 6 of 6