

AOLF66412

40V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGTTM technology
- Low R_{DS(ON)}
- Wave solderable
- Standard Vgsth Driving
- Excellent $Q_g \times R_{DS(ON)}$ Product (FOM)
- RoHS 2.0 and Halogen-Free Compliant

Applications

• High Frequency Switching and Synchronous Rectification

Product Summary


 $\begin{array}{lll} V_{DS} & 40V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 352A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 1.5 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5V) & < 2 m\Omega \end{array}$


100% UIS Tested 100% Rg Tested


Max Tj=175°C



LFPAK5x6







Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOLF66412	LFPAK5x6	Tape & Reel	1500

Absolute Maximum Ratings T _A =25°C unless otherwise noted						
Parameter	Symbol	Maximum	Units			
Drain-Source Voltage	V_{DS}	40	V			
Gate-Source Voltage	V_{GS}	±20	V			
Continuous Drain T _C =25°C	ı	352				
Current ^G T _C =100°C	I _D	248	A			
Pulsed Drain Current ^C	I _{DM}	1408				
Continuous Drain T _A =25°C	1	50	۸			
Current T _A =70°C	IDSM	41	— A			
Avalanche Current ^C	I _{AS}	82	A			
Avalanche energy L=0.1mH ^C	E _{AS}	336	mJ			
T _C =25°C	P _D	375	W			
Power Dissipation B T _C =100°C	r _D	187	VV			
T _A =25°C	Ь	7.5	W			
Power Dissipation A T _A =70°C	P _{DSM}	5.2	VV			
Junction and Storage Temperature Range	T _J , T _{STG}	-55 to 175	°C			

Thermal Characteristics						
Parameter		Symbol Typ		Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.3	0.4	°C/W	



Electrical Characteristics (T_{.I}=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC PARAMETERS							
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		40			V
I _{DSS} Zero Gate Voltage Drain Current	Zoro Gato Voltago Drain Current	V_{DS} =40V, V_{GS} =0V				1	μA
	Zero Gate Voltage Brain Current		T _J =55°C			5	μΑ
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		1.3	1.8	2.3	V
		V_{GS} =10V, I_{D} =20A			1.2	1.5	mΩ
$R_{DS(ON)}$	Static Drain-Source On-Resistance		T _J =125°C		1.9	2.4	11122
		V_{GS} =4.5V, I_{D} =20A			1.6	2	mΩ
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_{D}=20A$			100		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.7	1	V
Is	Maximum Body-Diode Continuous Current					200	Α
DYNAMIC	PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =20V, f=1MHz			6400		pF
C _{oss}	Output Capacitance				1100		pF
C _{rss}	Reverse Transfer Capacitance				100		pF
R_g	Gate resistance	f=1MHz		0.4	0.85	1.3	Ω
SWITCHI	NG PARAMETERS						
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =20V, I _D =20A			85	120	nC
Q _g (4.5V)	Total Gate Charge				35	50	nC
Q_{gs}	Gate Source Charge				17		nC
Q_{gd}	Gate Drain Charge				6		nC
Q _{oss}	Output Charge	V _{GS} =0V, V _{DS} =20V			43		nC
t _{D(on)}	Turn-On DelayTime	V_{GS} =10V, V_{DS} =20V, R_L =1.0 Ω , R_{GEN} =3 Ω			12		ns
t _r	Turn-On Rise Time				3.3		ns
t _{D(off)}	Turn-Off DelayTime				45		ns
t _f	Turn-Off Fall Time				6		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			20.5		ns
Q_{rr}	Body Diode Reverse Recovery Charge	e I _F =20A, di/dt=500A/μs		·	65.5		nC

A. The value of $R_{0,JA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{6JA} t≤ 10s and the maximum allowed junction temperature of 175 °C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

Rev2.0: September 2024 www.aosmd.com Page 2 of 6

B. The power dissipation P_D is based on $T_{J(MAX)}=175^{\circ}$ C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =175 $^{\circ}$ C.


D. The R_{0JA} is the sum of the thermal impedance from junction to case R_{0JC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =175° C. The SOA curve provides a single pulse rating. G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 ${
m V_{DS}}$ (Volts) Figure 1: On-Region Characteristics (Note E)




I_D (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



 V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




Temperature (°C)
Figure 4: On-Resistance vs. Junction
Temperature (Note E)





V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







V_{DS} (Volts)
Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)






Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)



T_{CASE} (° C)
Figure 13: Current De-rating (Note F)





Pulse Width (s) Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note G)




Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev2.0: September 2024 **www.aosmd.com** Page 6 of 6