STW88N65M5-4



N-channel 650 V, 0.024 Ω typ., 84 A, MDmesh™ M5 Power MOSFET in a TO247-4 package

Datasheet — production data





Figure 1. Internal schematic diagram



Features

Order code	V _{DS} @T _{jmax.}	R _{DS(on)} max.	I _D
STW88N65M5-4	710 V	$0.029~\Omega$	84 A

- Higher V_{DS} rating
- Higher dv/dt capability
- Excellent switching performance thanks to the extra driving source pin
- Easy to drive
- 100% avalanche tested

Applications

- High efficiency switching applications:
 - Servers
 - PV inverters
 - Telecom infrastructure
 - Multi kW battery chargers

Description

This device is an N-channel Power MOSFET based on MDmesh™ M5 innovative vertical process technology combined with the well-known PowerMESH™ horizontal layout. The resulting product offers extremely low onresistance, making it particularly suitable for applications requiring high power and superior efficiency.

Table 1. Device summary

Order code	Marking	Package	Packing
STW88N65M5-4 88N65M5		TO247-4	Tube

Contents STW88N65M5-4

Contents

1	Electrical ratings
2	Electrical characteristics
	2.1 Electrical characteristics (curves)
3	Test circuits
4	Package information
	4.1 TO247-4 package information
5	Revision history

STW88N65M5-4 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V_{GS}	Gate- source voltage ±25			
,	Drain current (continuous) at T _C = 25 °C	84	А	
I _D	Drain current (continuous) at T _C = 100 °C	50.5	A	
I _{DM} ⁽¹⁾	Drain current (pulsed) 336		Α	
P _{TOT}	Total dissipation at T _C = 25 °C	450	W	
I _{AR}	Max. current during repetitive or single pulse avalanche (pulse width limited by T _{jmax})	15	А	
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	2000	mJ	
dv/dt (2)	Peak diode recovery voltage slope 15		V/ns	
T _{stg}	Storage temperature - 55 to 15		°C	
T _j	Max. operating junction temperature	150		

^{1.} Pulse width limited by safe operating area.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max.	0.28	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max.	50	0/11

^{2.} $I_{SD} \leq 84 \text{ A, di/dt} = 400 \text{ A/µs, peak } V_{DS} < V_{(BR)DSS}, V_{DD} = 400 \text{ V.}$

Electrical characteristics STW88N65M5-4

2 Electrical characteristics

4/13

(T_C = 25 °C unless otherwise specified)

Table 4. Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0 V	650			V
	I _{DSS} Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$			1	
I _{DSS}		$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V},$ $T_C = 125 \text{ °C}$			100	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ± 25 V			± 100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 42 A		0.024	0.029	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	8825	-	
C _{oss}	Output capacitance	$V_{DS} = 100 \text{ V, f} = 1 \text{ MHz,}$	-	223	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	11	-	'
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 520 \text{ V}$	-	778	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	V _{GS} = 0 V, V _{DS} = 0 to 520 V	-	202	-	рг
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	1.79	-	Ω
Qg	Total gate charge	V _{DD} = 520 V, I _D = 42 A,	-	204	-	
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	51	-	nC
Q _{gd}	Gate-drain charge	(see Figure 16)	-	84	-	

C_{o(tr)} is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.

Doc ID 027754 Rev 1

^{2.} $C_{o(er)}$ is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(V)}	Voltage delay time	$V_{DD} = 400 \text{ V}, I_{D} = 56 \text{ A}$ $R_{G} = 7.2 \Omega V_{GS} = 10 \text{ V}$ (see Figure 17 and 20)	-	150	-	
t _{r(V)}	Voltage rise time		-	19	-	ne
t _{f(i)}	Current fall time		-	24	-	ns
t _{c(off)}	Crossing time		-	45	-	


Table 7. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		84	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		336	Α
V _{SD} (2)	Forward on voltage	I _{SD} = 84 A, V _{GS} = 0	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 84 A,	-	544		ns
Q_{rr}	Reverse recovery charge	di/dt = 100 A/μs	-	14		μC
I _{RRM}	Reverse recovery current	V _{DD} = 100 V (see <i>Figure 17</i>)	-	50		Α
t _{rr}	Reverse recovery time	I _{SD} = 84 A,	-	660		ns
Q _{rr}	Reverse recovery charge	di/dt = 100 A/µs V _{DD} = 100 V, T _i = 150 °C	1	20		μC
I _{RRM}	Reverse recovery current	(see <i>Figure 17</i>)	-	60		Α


^{1.} Pulse width limited by safe operating area.


^{2.} Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.


2.1 Electrical characteristics (curves)
























Figure 10. Normalized gate threshold voltage vs temperature AM04972v1 VGS(th) (norm) lo=250µA 1.10 1.00 0.90 0.80 0.70 -50 -25 0 25 50 75 100 TJ(°C)








Electrical characteristics STW88N65M5-4





1. Eon including reverse recovery of a SiC diode.


STW88N65M5-4 Test circuits


3 Test circuits











AM15857v1

Package information STW88N65M5-4

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

4.1 TO247-4 package information




Table 8. TO247-4 package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
А	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.29
b1	1.15	1.20	1.25
b2	0		0.20
С	0.59		0.66
c1	0.58	0.60	0.62
D	20.90	21.00	21.10
D1	16.25	16.55	16.85
D2	1.05	1.20	1.35
D3	24.97 25.12		25.27
E	15.70	15.80	15.90
E1	13.10	13.30	13.50
E2	4.90 5.00 5.10		5.10
E3	2.40	40 2.50 2.60	
е	2.44	2.54	2.64
e1	4.98	5.08	5.18
L	19.80	19.92	20.10
Р	3.50	3.60	3.70
P1			7.40
P2	2.40	2.50	2.60
Q	5.60		6.00
S		6.15	
Т	9.80		10.20
U	6.00		6.40

Revision history STW88N65M5-4

5 Revision history

Table 9. Document revision history

Date	Revision	Changes
21-Oct-2015	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

