

AOLF66413

40V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGT[™] technology
- Low R_{DS(ON)}
- Wave solderable
- Standard Vgsth Driving
- Excellent Q_g x R_{DS(ON)} Product (FOM) RoHS 2.0 and Halogen-Free Compliant

Applications

• High Frequency Switching and Synchronous Rectification

Product Summary

 V_{DS} 40V I_D (at V_{GS}=10V) 357A $R_{DS(ON)}$ (at $V_{GS}=10V$) < 1.5mΩ

100% UIS Tested 100% Rg Tested

Max Tj =175°C



LFPAK5x6 **Bottom View Top View**

Orderable Part Number Package Type		Form	Minimum Order Quantity		
AOLF66413	LFPAK5x6	Tape & Reel	1500		

Parameter		Symbol	Maximum	Units		
Drain-Source Voltage		V_{DS}	40	V		
Gate-Source Voltage		V_{GS}	±20	V		
Continuous Drain	T _C =25°C	ı	357			
Current	T _C =100°C	'D	252	А		
Pulsed Drain Current		I _{DM}	1428			
Continuous Drain	ontinuous Drain T _A =25°C		50	А		
Current	T _A =70°C	IDSM	42	_ ^		
Avalanche Current ^C	;	I _{AS}	82	A		
Avalanche energy	L=0.1mH ^C	E _{AS}	336	mJ		
	T _C =25°C	P _D	375	W		
Power Dissipation ^B	T _C =100°C	T D	187	vv		
	T _A =25°C	Р	7.5	W		
Power Dissipation ^A	T _A =70°C	P _{DSM}	5.2	vv		
Junction and Storag	e Temperature Range	T _J , T _{STG}	-55 to 175	°C		

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.3	0.4	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC I	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		40			V
I _{DSS}	Zero Gate Voltage Drain Current	V_{DS} =40V, V_{GS} =0V	T _J =55°C			1 5	μΑ
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V	1, 55 5			±100	nA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		2.4	3	3.6	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A	T _{.I} =125°C		1.2 1.9	1.5 2.4	mΩ
g _{FS}	Forward Transconductance	$V_{DS}=5V, I_{D}=20A$			110		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.7	1	V
I _S	Maximum Body-Diode Continuous Curre	rent				200	Α
DYNAMIC	PARAMETERS		•				
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =20V, f=1MHz			7000		pF
C _{oss}	Output Capacitance				1100		pF
C _{rss}	Reverse Transfer Capacitance				95		pF
R_g	Gate resistance	f=1MHz		0.3	0.75	1.2	Ω
SWITCHI	NG PARAMETERS						
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =20V, I _D =20A			80	115	nC
Q_{gs}	Gate Source Charge				28		nC
Q_{gd}	Gate Drain Charge				8		nC
Q _{oss}	Output Charge	$V_{GS}=0V$, $V_{DS}=20V$			43		nC
t _{D(on)}	Turn-On DelayTime				22		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =20V, R_L =1 Ω , R_{GEN} =3 Ω			8		ns
t _{D(off)}	Turn-Off DelayTime				50		ns
t _f	Turn-Off Fall Time				6.5		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			22		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I_F =20A, di/dt=500A/ μ	S		82		nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{0,JA} t≤ 10s and the maximum allowed junction temperature of 175° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

Rev.2.0: September 2024 www.aosmd.com Page 2 of 6

B. The power dissipation P_D is based on T_{J(MAX)}=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.


C. Single pulse width limited by junction temperature T_{J(MAX)}=175° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.


D. The R_{OLA} is the sum of the thermal impedance from junction to case κ_{NIC} can asset to ambient.
 E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.
 F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsin k, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.
 G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




I_D (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{GS} (Volts)
Figure 2: Transfer Characteristics (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction
Temperature (Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating
Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.2.0: September 2024 **www.aosmd.com** Page 6 of 6