

AOWF412

100V N-Channel MOSFET SDMOS[™]

General Description

The AOWF412 are fabricated with SDMOSTM trench technology that combines excellent $R_{\text{DS(ON)}}$ with low gate charge & low $Q_{\text{rr}}.$ The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.


Product Summary


 $\begin{array}{lll} V_{DS} & & 100V \\ I_{D} \; (at \, V_{GS} \! = \! 10V) & & 30A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10V) & & < 15.8 m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 7V) & & < 19.4 m\Omega \end{array}$

100% UIS Tested 100% R_q Tested









Absolute Maximum Ratings T_A=25°C unless otherwise noted

Parameter		Symbol	Maximum	Units		
Drain-Source Voltage		V _{DS}	100	V		
Gate-Source Voltage		V_{GS}	±25	V		
Continuous Drain	T _C =25°C		30			
Current	T _C =100°C	'D	20	A		
Pulsed Drain Current C		I _{DM}	170			
Continuous Drain	T _A =25°C		7.8	Λ.		
Current	T _A =70°C	IDSM	6	— A		
Avalanche Current ^C		I _{AS} ,I _{AR}	47	А		
Avalanche energy L=0.1mH ^C		E _{AS} ,E _{AR}	110	mJ		
	T _C =25°C	P _D	33	W		
Power Dissipation ^B	T _C =100°C	T D	16	VV		
	T _A =25°C	Р	2.1	W		
Power Dissipation ^A	T _A =70°C	P _{DSM}	1.3	VV		
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C		

Thermal Characteristics								
Parameter		Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	t ≤ 10s	D	12	15	°C/W			
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	48	60	°C/W			
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	3.7	4.5	°C/W			



Electrical Characteristics (T_{.1}=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units				
STATIC PARAMETERS										
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu A, V_{GS}=0V$	100			V				
	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			10	μА				
DSS		T _J =55°C			50	μΑ				
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±25V			100	nA				
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu A$	2.6	3.2	3.8	V				
I _{D(ON)}	On state drain current	V_{GS} =10V, V_{DS} =5V	170			Α				
		V _{GS} =10V, I _D =20A		13.2	15.8	m()				
R _{DS(ON)}	Static Drain-Source On-Resistance	T _J =125°C		25	30	mΩ				
		V _{GS} =7V, I _D =20A								
				15.5	19.4	mΩ				
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_{D}=20A$		30		S				
V_{SD}	Diode Forward Voltage	$I_S=1A, V_{GS}=0V$		0.65	1	V				
I _S	Maximum Body-Diode Continuous Curre			40	Α					
DYNAMIC	CPARAMETERS									
C _{iss}	Input Capacitance		2150	2680	3220	pF				
C _{oss}	Output Capacitance	V_{GS} =0V, V_{DS} =50V, f=1MHz	180	260	340	рF				
C _{rss}	Reverse Transfer Capacitance		60	100	140	рF				
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, f=1MHz	0.5	1	1.5	Ω				
SWITCHI	NG PARAMETERS									
Q _g (10V)	Total Gate Charge		36	45	54	nC				
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =50V, I_{D} =20A	14	17	20	nC				
Q_{gd}	Gate Drain Charge		9	15	21	nC				
t _{D(on)}	Turn-On DelayTime			19		ns				
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_{L} =2.5 Ω ,		16		ns				
t _{D(off)}	Turn-Off DelayTime	$R_{GEN}=3\Omega$		27		ns				
t _f	Turn-Off Fall Time	1		10		ns				
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=500A/μs	15	22	29	ns				
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =20A, dI/dt=500A/μs	67	96	125	nC				

A. The value of R_{BJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{0.JA} and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

- D. The R_{NJA} is the sum of the thermal impedence from junction to case R_{NJC} and case to ambient. E. The static characteristics in Figures 1 to 6 are obtained using <300 μ s pulses, duty cycle 0.5% max.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale


B. The power dissipation P_D is based on T_{J(MAX)}=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T.IMAXI=175° C. Ratings are based on low frequency and duty cycles to keep initial $T_J = 25^{\circ}$ C.


F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J/MAX}=175° C. The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.







 $V_{\rm DS}$ (Volts) Fig 1: On-Region Characteristics (Note E)




V_{GS}(Volts)
Figure 2: Transfer Characteristics (Note E)




 $\label{eq:ldots} \textbf{I}_{D}\left(\textbf{A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)




V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)








Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)













 T_{CASE} (° C) Figure 14: Current De-rating (Note F)

Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-toAmbient (Note G)




Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)







I_S (A) Figure 17: Diode Reverse Recovery Charge and Peak Current vs. Conduction Current



 $I_{S}\left(A\right)$ Figure 18: Diode Reverse Recovery Time and Softness Factor vs. Conduction Current




di/dt (A/μs)
Figure 19: Diode Reverse Recovery Charge and
Peak Current vs. di/dt




di/dt (Α/μs) Figure 20: Diode Reverse Recovery Time and Softness Factor vs. di/dt





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

