



N-channel 60 V, 1.9 mΩ typ., 120 A, STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package



PowerFLAT™ 5x6



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STL180N6F7	60 V	2.4 mΩ	120 A

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- $\bullet \quad \text{Low C_{rss}/C_{iss} ratio for EMI immunity}\\$
- · High avalanche ruggedness

Applications

· Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



Product status link

Product summary			
Order code	STL180N6F7		
Marking	180N6F7		
Package	PowerFLAT™ 5x6		
Packing	Tape and reel		

STL180N6F7



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	60	V
V _{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	120	Α
ID(*)	Drain current (continuous) at T _C = 100 °C	120	Α
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	480	Α
I _D (3)	Drain current (continuous) at T _{pcb} = 25 °C	32	Α
ID(=7	Drain current (continuous) at T _{pcb} = 100 °C	20	Α
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	128	Α
P _{TOT} ⁽¹⁾	Total power dissipation at T _C = 25 °C	166	W
P _{TOT} ⁽³⁾	Total power dissipation at T _{pcb} = 25 °C	4.8	W
T _j	Operating junction temperature range	EE to 17E	°C
T _{stg}	Storage temperature range	-55 to 175	

- 1. This value is rated according to $R_{\it thj-c}$ and limited by package.
- 2. Pulse width limited by safe operating area.
- 3. This value is rated according to $R_{thj-pcb}$.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	31.3	°C/W
R _{thj-case}	Thermal resistance junction-case	0.9	°C/W

1. When mounted on FR-4 board of 1 inch², 20z Cu, t < 10 s.

DS12377 - Rev 2 page 2/14



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0 V	60			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 60 V			1	μΑ
I _{GSS}	Gate-body leakage current	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 16 A		1.9	2.4	mΩ

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V	-	4825	-	pF
C _{oss}	Output capacitance		-	2240	-	pF
C _{rss}	Reverse transfer capacitance		-	216	-	pF
Qg	Total gate charge	$V_{DD} = 30 \text{ V}, I_D = 32 \text{ A},$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	79.5	-	nC
Q _{gs}	Gate-source charge		-	24.2	-	nC
Q _{gd}	Gate-drain charge	(see Figure 13. Test circuit for gate charge behavior)	-	24.1	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 30 V, I _D = 16 A,	-	33.9	-	ns
t _r	Rise time	R_G = 4.7 Ω , V_{GS} = 10 V (see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time waveform)	-	35.6	-	ns
t _{d(off)}	Turn-off delay time		-	68.9	-	ns
t _f	Fall time		-	42.2	-	ns

Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 32 A, V _{GS} = 0 V	-		1.2	V
t _{rr}	Reverse recovery time	$I_D = 32 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s}$	-	60.3		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 48 V	-	72.4		nC
I _{RRM}	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	2.4		А

^{1.} Pulsed: pulse duration = 300 μs, duty cycle 1.5%

DS12377 - Rev 2 page 3/14



2.1 Electrical characteristics (curves)








Figure 3. Output characteristics


(A)

(B)

(CA)







DS12377 - Rev 2 page 4/14









Figure 8. Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GADG101220181415VTH 1.1 1.0 0.9 $I_D = 250 \, \mu A$ 8.0 0.7 0.6 0.5 -75 -25 25 75 125 175 T_j (°C)







DS12377 - Rev 2 page 5/14



3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS12377 - Rev 2 page 6/14



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS12377 - Rev 2 page 7/14



4.1 PowerFLAT™ 5x6 type C package information

Figure 18. PowerFLAT™ 5x6 type C package outline



8231817_typeC_A0ER_Rev17


DS12377 - Rev 2 page 8/14



Table 7. PowerFLAT™ 5x6 type C package mechanical data

Di		mm				
Dim.	Min.	Тур.	Max.			
A	0.80		1.00			
A1	0.02		0.05			
A2		0.25				
b	0.30		0.50			
С	5.80	6.00	6.20			
D	5.00	5.20	5.40			
D2	4.15		4.45			
D3	4.05	4.20	4.35			
D4	4.80	5.00	5.20			
D5	0.25	0.40	0.55			
D6	0.15	0.30	0.45			
е		1.27				
E	5.95	6.15	6.35			
E2	3.50		3.70			
E3	2.35		2.55			
E4	0.40		0.60			
E5	0.08		0.28			
E6	0.20	0.325	0.45			
E7	0.75	0.90	1.05			
К	1.05		1.35			
L	0.725		1.025			
L1	0.05	0.15	0.25			
θ	0°		12°			

Figure 19. PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)




8231817_FOOTPRINT_simp_Rev_17

DS12377 - Rev 2 page 9/14



4.2 PowerFLAT™ 5x6 packing information

Figure 20. PowerFLAT™ 5x6 tape (dimensions are in mm)




Ao	6.30 +/- 0.1
Во	5.30 +/- 0.1
Ko	1.20 +/- 0.1
F	5.50 +/- 0.1
P1	8.00 +/- 0.1
w	12.00 +/- 0.3

- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ±0.20.
- (III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs All dimensions are in millimeters

8234350_Tape_rev_C

Figure 21. PowerFLAT™ 5x6 package orientation in carrier tape



DS12377 - Rev 2 page 10/14



PART NO.

R25.00

R25.00

R25.00

R25.00

R1.10

R21.10

R1.10

R21.20

R1.10

R25.00

All dimensions are in millimeters

Figure 22. PowerFLAT™ 5x6 reel

8234350_Reel_rev_C

DS12377 - Rev 2 page 11/14



Revision history

Table 8. Document revision history

Date	Revision	Changes
15-Nov-2017	1	Initial release
12-Dec-2018	2	Removed maturity status indication from cover page. Updated Section 2 Electrical characteristics and Section 4 Package information. Added Section 2.1 Electrical characteristics (curves). Minor text changes

DS12377 - Rev 2 page 12/14





Contents

1	Elec	trical ratings	2
2		trical characteristics	
	2.1	Electrical characteristics (curves)	4
3	Test	circuits	6
4	Pacl	rage information	7
	4.1	PowerFLAT 5x6 package information	7
	4.2	PowerFLAT 5x6 packing information	9
Rev	ision	history	12



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS12377 - Rev 2 page 14/14