



# N-channel 40 V, 1.1 m $\Omega$ max., 290 A STripFET F8 Power MOSFET in a PowerFLAT 5x6 package



PowerFLAT 5x6



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STL300N4F8	40 V	1.1 mΩ	290 A

- MSL1 grade
- 175 °C maximum operating junction temperature
- 100% avalanche tested
- Low gate charge Q<sub>q</sub>

## **Applications**

- · Industrial tools, motor drives and equipment
- Industrial motor control
- Power supplies and converters

### **Description**

The STL300N4F8 is a 40 V N-channel enhancement mode Power MOSFET designed in STripFET F8 technology featuring an enhanced trench gate structure.

It ensures a state-of-the-art of figure of merit for very low on-state resistance while reducing internal capacitances and gate charge for faster and more efficient switching.





# Product status link STL300N4F8

Product summary			
Order code	STL300N4F8		
Marking <sup>(1)</sup>	300N4F8		
Package	PowerFLAT 5x6		
Packing	Tape and reel		

 For engineering samples marking, see Section 3.3: PowerFLAT 5x6 marking information.



# 1 Electrical ratings

Table 1. Absolute maximum ratings (at  $T_C$  = 25 °C unless otherwise specified)

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage		V
V <sub>GS</sub>	Gate-source voltage	±20	V
	Drain current (continuous) at T <sub>C</sub> = 25 °C <sup>(2)</sup>	290	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C <sup>(2)</sup>	205	Α
	Drain current (continuous) at T <sub>C</sub> = 25 °C <sup>(3)</sup>	120	
I <sub>DM</sub> <sup>(1)(2)(4)</sup>	Drain current (pulsed), t <sub>P</sub> = 10 μs	1160	Α
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	167	W
I <sub>AS</sub>	Single pulse avalanche current (pulse width limited by maximum junction temperature)	60	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J$ = 25 °C, $I_D$ = 60 A, $R_{Gmin}$ = 25 $\Omega$ )	490	mJ
TJ	Operating junction temperature range	-55 to 175	°C
T <sub>stg</sub>	Storage temperature range	-55 (0 175	°C

- 1. Specified by design, not tested in production.
- 2. This is the theoretical current value only related to the silicon.
- 3. This current value is limited by package.
- 4. Pulse width is limited by safe operating area.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJA</sub> <sup>(1)</sup>	Thermal resistance, junction-to-ambient (on 2s2p FR-4 board vertical in still area)	16.5	°C/W
R <sub>thJC</sub>	Thermal resistance, junction-to-case	0.9	°C/W

1. Defined according to JEDEC standards (JESD51-5, -7).

DS14523 - Rev 2 page 2/15



# 2 Electrical characteristics

 $T_J$  = 25 °C unless otherwise specified.

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	40			V
I	Zono moto vielto no due in comunit	V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V			1	
DSS	I <sub>DSS</sub> Zero gate voltage drain current	V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C <sup>(1)</sup>			100	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 60 A		0.85	1.1	mΩ
R <sub>G</sub> <sup>(1)</sup>	Gate resistance			0.6		Ω

<sup>1.</sup> Specified by design and evaluated by characterization, not tested in production.

**Table 4. Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub> <sup>(1)</sup>	Input capacitance		-	4950	-	pF
C <sub>oss</sub> <sup>(1)</sup>	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	1500	-	pF
C <sub>rss</sub> <sup>(1)</sup>	Reverse transfer capacitance		-	25	-	pF
Q <sub>g</sub> <sup>(1)</sup>	Total gate charge			65	-	nC
Q <sub>gs</sub> <sup>(1)</sup>	Gate-source charge	$V_{DD}$ = 20 V, $I_{D}$ = 60 A, $V_{GS}$ = 0 to 10 V	-	25	-	nC
Q <sub>gd</sub> <sup>(1)</sup>	Gate-drain charge		-	9	-	nC
Q <sub>g(sync)</sub>	Total gate charge, sync. MOSFET	V <sub>DS</sub> = 0.1 V, V <sub>GS</sub> = 0 to 10 V	-	56	-	nC
Q <sub>oss</sub>	Output charge	V <sub>DD</sub> = 20 V, V <sub>GS</sub> = 0 V	-	86	-	nC

<sup>1.</sup> Specified by design and evaluated by characterization, not tested in production.

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> <sup>(1)</sup>	Turn-on delay time			17.5	-	ns
t <sub>r</sub> <sup>(1)</sup>	Rise time	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 60 A,	-	8	-	ns
t <sub>d(off)</sub> <sup>(1)</sup>	Turn-off delay time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	31	-	ns
t <sub>f</sub> <sup>(1)</sup>	Fall time		-	6.5	-	ns

<sup>1.</sup> Specified by design and evaluated by characterization, not tested in production.

DS14523 - Rev 2 page 3/15



#### Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)(2)</sup>	Forward on current (continuous)	T <sub>C</sub> = 25 °C	-		121	Α
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> = 60 A, V <sub>GS</sub> = 0 V	-		1.1	V
t <sub>rr</sub> <sup>(1)</sup>	Reverse recovery time		-	57		ns
Q <sub>rr</sub> <sup>(1)</sup>	Reverse recovery charge	$I_D = 60 \text{ A}, \text{ di/dt} = 100 \text{ A/µs}, V_{DD} = 32 \text{ V}$	-	70		nC
I <sub>RRM</sub> <sup>(1)</sup>	Reverse recovery current		-	9		Α


<sup>1.</sup> Specified by design and evaluated by characterization, not tested in production.


DS14523 - Rev 2 page 4/15


<sup>2.</sup> This is the theoretical current value only related to the silicon.





## 2.1 Electrical characteristics (curves)














DS14523 - Rev 2 page 5/15



Figure 7. Normalized on-resistance vs temperature




Figure 8. Normalized gate threshold voltage vs temperature




Figure 9. Typical reverse diode forward characteristics




Figure 10. Normalized  $V_{(BR)DSS}$  vs temperature




Figure 11. Typical output characteristics





Figure 12. Typical transfer characteristics



DS14523 - Rev 2 page 6/15



Figure 13. Typical drain-source on-resistance




Figure 14. Typical on-resistance vs gate-source voltage




Figure 15. Typical gate charge characteristics





Figure 16. Typical capacitance characteristics



DS14523 - Rev 2 page 7/15




# 3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## 3.1 PowerFLAT 5x6 type B package information

Figure 17. PowerFLAT 5x6 type B package outline



DS14523 - Rev 2 page 8/15



Table 7. PowerFLAT 5x6 type B mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	0.90	0.95	1.00
A1		0.02	
b	0.35	0.40	0.45
b1		0.30	
С	0.21	0.25	0.34
D	4.80		5.10
D1	4.80	4.90	5.00
D2	4.01	4.21	4.31
е	1.17	1.27	1.37
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.54	3.64	3.74
E4	0.15	0.25	0.35
E5	0.26	0.36	0.46
Н	0.51	0.61	0.71
K	0.95		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
L2			0.10
Р	1.00	1.10	1.20
θ	8°	10°	12°

DS14523 - Rev 2 page 9/15








Figure 18. PowerFLAT 5x6 recommended footprint (dimensions are in mm)


Footprint\_8472137\_typeB rev5

## 3.2 PowerFLAT 5x6 packing information

Figure 19. PowerFLAT 5x6 tape (dimensions are in mm)







- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ±0.20.
- (III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs All dimensions are in millimeters

8234350\_Tape\_rev\_C

DS14523 - Rev 2 page 10/15



Figure 20. PowerFLAT 5x6 package orientation in carrier tape

#### Pin 1 identification





Figure 21. PowerFLAT 5x6 reel




8234350\_Reel\_rev\_C

DS14523 - Rev 2 page 11/15



## 3.3 PowerFLAT 5x6 marking information

Figure 22. PowerFLAT 5x6 marking information



Note:

Engineering Samples: these samples can be clearly identified by a dedicated special symbol in the marking of each unit. These samples are intended to be used for electrical compatibility evaluation only; usage for any other purpose may be agreed only upon written authorization by ST. ST is not liable for any customer usage in production and/or in reliability qualification trials.

Commercial Samples: fully qualified parts from ST standard production with no usage restrictions.

DS14523 - Rev 2 page 12/15



# **Revision history**

Table 8. Document revision history

Date	Revision	Changes
12-Feb-2024	1	First release.
18-Jun-2024	2	Modified Applications and Figure 3. Safe operating area.

DS14523 - Rev 2 page 13/15



# **Contents**

1	Elec	ctrical ratings	2
2		ctrical characteristics	
	2.1		
3	Pac	kage information	8
	3.1	PowerFLAT 5x6 type B package information	8
	3.2	PowerFLAT 5x6 packing information	10
	3.3	PowerFLAT 5x6 marking information	12
Rev	ision	history	13



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

DS14523 - Rev 2 page 15/15