

## STP160N3LL

## N-channel 30 V, 2.5 mΩ typ., 120 A STripFET™ H6 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>
STP160N3LL	30 V	$3.2~\text{m}\Omega$	120 A	136 W

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

### **Applications**

Switching applications

### **Description**

This device is an N-channel Power MOSFET developed using the STripFET<sup>TM</sup> H6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low  $R_{DS(on)}$  in all packages.

**Table 1: Device summary** 

Order code	Marking	Package	Packing	
STP160N3LL	160N3LL	TO-220	Tube	

Contents STP160N3LL

## **Contents**

1	Electrical ratings			
		cal characteristics		
	2.1	Electrical characteristics (curves)	6	
3	Test cir	·cuits	8	
4	Packag	e information	9	
	4.1	TO-220 type A package information	10	
5	Revisio	n history	12	

STP160N3LL Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	30	V
$V_{GS}$	Gate-source voltage	±20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>case</sub> = 25 °C	120	
I <sub>D</sub>	Drain current (continuous) at T <sub>case</sub> = 100 °C	112	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed) 480		
Ртот	Total dissipation at T <sub>case</sub> = 25 °C	136	W
E <sub>AS</sub> <sup>(3)</sup>	Single pulse avalanche energy	150	mJ
T <sub>stg</sub>	T <sub>stg</sub> Storage temperature		°C
Tj	Operating junction temperature	55 to 175	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.1	900
R <sub>thj-amb</sub>	R <sub>thj-amb</sub> Thermal resistance junction-ambient		°C/W

<sup>&</sup>lt;sup>(1)</sup> Current is limited by package.

 $<sup>^{\</sup>left( 2\right) }$  Pulse width is limited by safe operating area.

 $<sup>^{(3)}</sup>$  starting  $T_j$  = 25 °C,  $I_D$  = 40 A

Electrical characteristics STP160N3LL

## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			>
	Zoro goto voltago droin	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}$			1	
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V},$ $T_{case} = 125 \text{ °C}$			10	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1		2.5	V
В	Static drain-source on-	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 60 A		2.5	3.2	mΩ
R <sub>DS(on)</sub> resistance		$V_{GS} = 4.5 \text{ V}, I_D = 60 \text{ A}$		3.2	4.2	11122

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	3500	-	
Coss	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	400	ı	pF
C <sub>rss</sub>	Reverse transfer capacitance	VB3 = 20 V, 1 = 1 III. 12, VG3 = 0 V	-	380	-	ρ.
Qg	Total gate charge	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 120 A,	-	42	ı	
$Q_{gs}$	Gate-source charge	V <sub>GS</sub> = 4.5 V (see <i>Figure 14: "Gate</i>	-	9	ı	nC
$Q_{gd}$	Gate-drain charge	charge test circuit")	-	18	•	
R <sub>G</sub>	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A},$ gate DC bias = 0 V, magnitude of alternative signal = 20 mV		1	•	Ω

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 15 \text{ V}, I_D = 60 \text{ A R}_G = 4.7 \Omega,$	-	19	-	
t <sub>r</sub>	Rise time	V <sub>GS</sub> = 5 V (see Figure 13: "Switching times test circuit for	-	91	-	
t <sub>d(off)</sub>	Turn-off delay time	resistive load" and Figure 18:	-	24.5	-	ns
t <sub>f</sub>	Fall time	"Switching time waveform")	-	23.4	-	

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 60 A	-		1.1	V
t <sub>rr</sub>	Reverse recovery time		-	28.6		ns
Q <sub>rr</sub>	Reverse recovery charge	I <sub>SD</sub> = 120 A, di/dt = 100 A/μs, V <sub>DD</sub> = 24 V (see <i>Figure 15: "Test</i> circuit for inductive load switching	-	22.8		nC
I <sub>RRM</sub>	Reverse recovery current	and diode recovery times")	-	1.6		Α

### Notes:

 $<sup>^{(1)}</sup>$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)






Figure 3: Thermal impedance K GIPG20041571.3PPZTH  $\delta$  = 0.05  $\delta$  = 0.02  $\delta$  = 0.01  $\delta$  Single pulse  $\delta$  = 0.01  $\delta$  = 0.0








Figure 9: Normalized gate threshold voltage vs temperature

V(GS)(In) GIPG2004157L3PPVGS

1.2 ID= 250 µA

1.0

0.8

0.6

0.4

0.2

0-55 -5 45 95 145 Tj(°C)

Figure 10: Normalized on-resistance vs temperature

R<sub>DS(on)</sub> GIPG2004157L3PPRON

(norm.)

1.8

1.6

V<sub>GS</sub>= 10 V

I<sub>D</sub>= 40 A

1.2

1.0

0.8

0.6

-55


-5


45

95

145

T<sub>j</sub>(°C)






Test circuits STP160N3LL

## 3 Test circuits

5 Test circuits






Figure 15: Test circuit for inductive load switching and diode recovery times






Figure 16: Unclamped inductive load test circuit

VD 0 2200 3.3 µF VDD

Vi Pw AM01471v1

Figure 17: Unclamped inductive waveform





## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



## 4.1 TO-220 type A package information

Figure 19: TO-220 type A package outline




Table 8: TO-220 type A mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

Revision history STP160N3LL

# 5 Revision history

Table 9: Document revision history

Date	Revision	Changes	
31-Jul-2013	1	First release.	
04-Jun-2015	2	Text edits and formatting changes throughout document In section 2 Electrical characteristics: - updated Table 4 Static - updated Table 5 Dynamic - updated Table 7 Source-drain diode - added Section 2.1 Electrical charateristics (curves) Updated and renamed Section 4 Package information (was Package mechanical data)	
26-Jun-2015	3	On cover page: - updated Title and Description In Section Electrical ratings: - updated Table Absolute maximum ratings	

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

