


Automotive N-channel 40 V, 0.48 mΩ max., 672 A STripFET F8 Power MOSFET in a PowerLeaded 8x8 package



PowerLeaded 8x8



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STK615N4F8AG	40 V	0.48 mΩ at 10 V	672 A



- AEC-Q101 qualified
- MSL1 grade
- 175 °C maximum operating junction temperature
- 100% avalanche tested
- Low gate charge Q_q

Applications

- Automotive motor control
- Body and convenience
- Chassis and safety
- Power train for ICE

Description

The STK615N4F8AG is a 40 V N-channel enhancement mode Power MOSFET designed in STripFET F8 technology featuring an enhanced trench gate structure.

It ensures a state-of-the-art of figure of merit for very low on-state resistance while reducing internal capacitances and gate charge for faster and more efficient switching.





Product status link STK615N4F8AG

Product summary			
Order code	STK615N4F8AG		
Marking ⁽¹⁾	615N4F8		
Package	PowerLeaded 8x8		
Packing	Tape and reel		

 Engineering samples are clearly identified with a dedicated special symbol in the marking of each unit.



1 Electrical ratings

Table 1. Absolute maximum ratings (at T_C = 25 °C unless otherwise specified)

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	40	V
V _{GS}	Gate-source voltage	±20	V
	Drain current (continuous) at T _C = 25 °C ⁽²⁾	672	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C ⁽²⁾	475	Α
	Drain current (continuous) at T _C = 25 °C ⁽³⁾	200	
I _{DM} ⁽¹⁾⁽²⁾⁽⁴⁾	Drain current (pulsed), t _p = 10 μs	2688	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	390	W
I _{AS}	Single pulse avalanche current (pulse width limited by T _J max.)	90	Α
E _{AS}	Single pulse avalanche energy (starting T_J = 25 °C, I_D = 90 A, R_{Gmin} = 25 Ω)	1779	mJ
TJ	Operating junction temperature range	-55 to 175	°C
T _{stg}	Storage temperature range	-55 (0 175	°C

- 1. Specified by design, not tested in production.
- 2. This is the theoretical current value only related to the silicon.
- 3. This current value is limited by package.
- 4. Pulse width is limited by safe operating area.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJA} ⁽¹⁾	Thermal resistance, junction-to-ambient (on 2s2p FR-4 board vertical in still area)	13.8	°C/W
R _{thJC}	Thermal resistance, junction-to-case	0.39	°C/W

1. Defined according to JEDEC standards (JESD51-5, -7).

DS14222 - Rev 4 page 2/15

2 Electrical characteristics

 T_J = 25 °C unless otherwise specified.

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	40			V
		V _{DS} = 40 V, V _{GS} = 0 V			1	
I _{DSS}	Zero gate voltage drain current	V _{DS} = 40 V, V _{GS} = 0 V,			100	μΑ
		$T_{\rm J} = 125^{\circ}{\rm C}^{(1)}$				
I _{GSS}	Gate-body leakage current	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 250 μA	2		4	V
R _{DS(on)}	Static drain-source	V _{GS} = 10 V, I _D = 90 A		0.35	0.48	mΩ
1 (DS(on)	on-resistance	VGS - 10 V, 1D - 30 A		0.55	0.40	11152

^{1.} Specified by design and evaluated by characterization, not tested in production.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss} (1)	Input capacitance		-	13000	-	pF
Coss (1)	Output capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V	-	3400	-	pF
C _{rss} (1)	Reverse transfer capacitance		-	85	-	pF
Q _g (1)	Total gate charge		-	162	-	nC
Q _{gs} (1)	Gate-source charge	V_{DD} = 20 V, I_{D} = 180 A, V_{GS} = 0 to 10 V	-	62	-	nC
Q _{gd} (1)	Gate-drain charge		-	20	-	nC

^{1.} Specified by design and evaluated by characterization, not tested in production.

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)} (1)	Turn-on delay time	V_{DD} = 20 V, I_{D} = 90 A, R_{G} = 4.7 Ω , V_{GS} = 10 V	-	36	-	ns
t _r (1)	Rise time		-	21	-	ns
t _{d(off)} (1)	Turn-off delay time		-	93	-	ns
t _f (1)	Fall time		-	30	-	ns

^{1.} Specified by design and evaluated by characterization, not tested in production.

DS14222 - Rev 4 page 3/15



Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} ⁽¹⁾	Forward on current (continuous)	T _C = 25 °C	-		240	Α
V _{SD}	Forward on voltage	I _{SD} = 90 A, V _{GS} = 0 V	-		1.1	V
t _{rr} (1)	Reverse recovery time		-	84		ns
Q _{rr} ⁽¹⁾	Reverse recovery charge	$I_D = 90 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}, V_{DD} = 32 \text{ V}$	-	143		nC
I _{RRM} ⁽¹⁾	Reverse recovery current		-	3.4		Α

^{1.} Specified by design and evaluated by characterization, not tested in production.

DS14222 - Rev 4 page 4/15



2.1 Electrical characteristics (curves)








Figure 2. Drain current vs case temperature

| Comparison of the c









DS14222 - Rev 4 page 5/15



Figure 7. Typical on-resistance vs gate-source voltage




Figure 8. Typical gate charge characteristics




Figure 9. Typical capacitance characteristics




Figure 10. Avalanche characteristics




Figure 11. Avalanche energy





Figure 12. Typical drain-source on-resistance



DS14222 - Rev 4 page 6/15



Figure 13. Normalized gate threshold voltage vs temperature




Figure 14. Typical reverse diode forward characteristics




Figure 15. Normalized V_{(BR)DSS} vs temperature





Figure 16. Normalized on-resistance vs temperature



DS14222 - Rev 4 page 7/15




3 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

3.1 PowerLeaded 8x8 package information


Figure 17. PowerLeaded 8x8 package outline



DS14222 - Rev 4 page 8/15



Figure 18. Section details



PowerLeaded_8x8_DM00548355_details

BASE METAL

DS14222 - Rev 4 page 9/15



Table 7. PowerLeaded 8x8 mechanical data


Dim		mm		
Dim.	Min.	Тур.	Max.	
A			1.85	
A1	0.00	0.08	0.15	
A2	1.50	1.60	1.70	
A3	0.60	0.70	0.80	
b	0.90	1.00	1.10	
С	0.20		0.25	
c1	0.19	0.20	0.21	
c2	0.49		0.56	
c3	0.48	0.50	0.52	
D	6.10	6.20	6.30	
D1	4.75	4.90	5.05	
D2	3.50	3.65	3.80	
D3	0.65	0.75	0.85	
D4			0.20	
D5	2.90	3.10	3.30	
Е	7.90	8.00	8.10	
E1	6.95	7.10	7.25	
E2	6.70	6.80	6.90	
E3	2.50	2.60	2.70	
E4	0.65	0.80	0.95	
E5	1.50	1.70	1.90	
е	1.90	2.00	2.10	
Н	7.85	8.00	8.15	
K	0.45	0.55	0.65	
K1	1.75	1.90	2.05	
L	1.00	1.20	1.30	
L1	0.60	0.70	0.80	
L2		0.23BSC		
R	0.20REF			
θ	0°		8°	
θ1	6°	10°	14°	

DS14222 - Rev 4 page 10/15



!

Figure 19. PowerLeaded 8x8 recommended footprint (dimensions are in mm)




DS14222 - Rev 4 page 11/15



3.1.1 PowerLeaded 8x8 marking information

Figure 20. PowerLeaded 8x8 marking information



Note:

Engineering Samples: these samples can be clearly identified by a dedicated special symbol in the marking of each unit. These samples are intended to be used for electrical compatibility evaluation only; usage for any other purpose may be agreed only upon written authorization by ST. ST is not liable for any customer usage in production and/or in reliability qualification trials.

Commercial Samples: fully qualified parts from ST standard production with no usage restrictions.

DS14222 - Rev 4 page 12/15



Revision history

Table 8. Document revision history

Date	Revision	Changes
17-Jan-2023	1	Initial release.
16-Oct-2024	2	Modified title, Features, Applications and Description. Added schematic on cover page. Modified Section 1: Electrical ratings, Section 2: Electrical characteristics. Added Section 2.1: Electrical characteristics (curves). Added Section 3.1.1: PowerLeaded 8x8 marking information. Minor text changes
08-Nov-2024	3	Document classification changed from ST restricted to public. Modified Figure 3. Safe operating area and Figure 7. Typical on-resistance vs gate-source voltage.
09-Jan-2025	4	Updated Figure 6. Typical transfer characteristics. Minor text changes.

DS14222 - Rev 4 page 13/15





Contents

1	Elec	trical ra	atings	2
2	Elec	trical c	haracteristics	3
	2.1	Electri	cal characteristics (curves)	5
3	Pac	kage in	formation	8
	3.1	Power	Leaded 8x8 package information	8
		3.1.1	PowerLeaded 8x8 marking information	12
Rev	/ision	history	·	13

DS14222 - Rev 4



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS14222 - Rev 4 page 15/15