

# MOSFET – Power, Single, N-Channel, μ8FL

**30 V, 71 A, 4.2 m** $\Omega$ 

### **NVTFS4C06N**

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- NVTFS4C06NWF Wettable Flanks Product
- NVT Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Symbol	Parameter				Unit
V <sub>DSS</sub>	Drain-to-Source Voltage			30	V
V <sub>GS</sub>	Gate-to-Source Voltage			±20	V
I <sub>D</sub>	Continuous Drain Current	Steady	T <sub>A</sub> = 25°C	21	Α
	$R_{\theta JA}$ (Notes 1, 2, 4)	State	T <sub>A</sub> = 100°C	15	
$P_{D}$	Power Dissipation $R_{\theta JA}$		T <sub>A</sub> = 25°C	3.1	W
	(Note 1, 2, 4)	T <sub>A</sub> = 100°C	1.6		
I <sub>D</sub>	Continuous Drain Current		T <sub>A</sub> = 25°C	71	
	R <sub>θJC</sub> (Note 1, 3, 4)		T <sub>A</sub> = 100°C	50	Α
$P_{D}$	Power Dissipation			37	W
	$R_{\theta JC}$ (Note 1, 3, 4)		T <sub>A</sub> = 100°C	18	
I <sub>DM</sub>	Pulsed Drain Current	$T_A = 25^{\circ}C$	C, t <sub>p</sub> = 10 μs	367	Α
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature				°C
IS	Source Current (Body Diode)				Α
E <sub>AS</sub>	Single Pulse Drain-to-Source Avalanche Energy ( $T_J = 25$ °C, $I_L = 26 A_{pk}$ , $L = 0.1 mH$ )				mJ
TL	Lead Temperature for Solde (1/8" from Case for 10 s)	ering Purpo	ses	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
30 V	4.2 m $\Omega$ @ 10 V	71 A
	6.1 mΩ @ 4.5 V	




#### WDFN8 3.3x3.3, 0.65P CASE 511AB




## WDFNW8 3.3x3.3, 0.65P (Full-Cut $\mu$ 8FL WF) CASE 515AN

#### N-Channel



#### MARKING DIAGRAM



4C06 = Specific Device Code for

NVMTS4C06N

06WF = Specific Device Code of NVTFS4C06NWF

A = Assembly Location

Y = Year WW = Work Week • Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 6 of this data sheet.

NOTE: Some of the devices on this data sheet have been  ${\bf DISCONTINUED}.$  Please refer to the table on page 6.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Junction-to-Case - Steady State (Drain) (Notes 1 and 4)	4.1	°C/W
$R_{\theta JA}$	Junction-to-Ambient - Steady State (Notes 1 and 2)	48	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

- Surface-mounted on FR4 board using a 650 mm<sup>2</sup> 2 oz. Cu pad.
   Assumes heat-sink sufficiently large to maintain constant case temperature independent of device power.
   Continuous DC current rating. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

OFF CHARACTERISTICS         V <sub>(RR)DSS</sub> Drain-to-Source Breakdown Voltage Train-to-Source Coefficient         V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA         30         -         -         V           I <sub>DSS</sub> Zero Gate Voltage Drain Current         V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V         T <sub>J</sub> = 25°C         -         -         1.0         μA           I <sub>GSS</sub> Gate - to-Source Leakage Current         V <sub>DS</sub> = 0 V, V <sub>DS</sub> = 240 V         -         -         1.0         μA           ON CHARACTERISTICS (Note 5)         T <sub>J</sub> = 125°C         -         -         1.0         nA           V <sub>GS(TH)</sub> Gate Threshold Voltage         V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA         1.3         -         2.2         V           V <sub>GS(TH)</sub> Gate Threshold Temperature Coefficient         -         -         3.8         -         mV/°C           R <sub>DS(RH)</sub> Drain-to-Source On Resistance         V <sub>GS</sub> = 10 V         I <sub>D</sub> = 30 A         -         3.4         4.2         mΩ           R <sub>DS(SH)</sub> Drain-to-Source On Resistance         V <sub>GS</sub> = 15 V, I <sub>D</sub> = 15 A         -         58         -         S           R <sub>G</sub> Gate Resistance         T <sub>A</sub> = 25°C         -         1.0 </th <th>Symbol</th> <th>Parameter</th> <th colspan="2">Test Condition</th> <th>Min</th> <th>Тур</th> <th>Max</th> <th>Unit</th>	Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
V <sub>(SB)(DSS)</sub>   Drain-to-Source Breakdown Voltage   Temperature Coefficient   V <sub>SS</sub> = 0 V, V <sub>DS</sub> = 24 V	OFF CHARA	CTERISTICS				•		•
T <sub>J</sub>   Temperature Coefficient   V <sub>QS</sub> = 0 V, V <sub>DS</sub> = 24 V   T <sub>J</sub> = 25°C   -   -   1.0   µA     I <sub>QSS</sub>   Gate - to - Source Leakage Current   V <sub>DS</sub> = 0 V, V <sub>QS</sub> = ±20 V   -   -   ±100   nA     I <sub>QSS</sub>   Gate - to - Source Leakage Current   V <sub>DS</sub> = 0 V, V <sub>QS</sub> = ±20 V   -   -   ±100   nA     ON CHARACTERISTICS (Note 5)     V <sub>QS(TH)</sub>   Gate Threshold Voltage   V <sub>QS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 µA   1.3   -   2.2   V     V <sub>QS(TH)</sub>   Negative Threshold Temperature Coefficient   -   3.8   -   mV/°C     R <sub>DS(on)</sub>   Drain-to-Source On Resistance   V <sub>QS</sub> = 10 V   I <sub>D</sub> = 30 A   -   3.4   4.2   mΩ     G <sub>S</sub> = 4.5 V   I <sub>D</sub> = 30 A   -   4.9   6.1   mΩ     G <sub>S</sub> = 4.5 V   I <sub>D</sub> = 30 A   -   4.9   6.1   mΩ     G <sub>S</sub> = 4.5 V   I <sub>D</sub> = 30 A   -   5.8   -   S     R <sub>Q</sub>   Gate Resistance   T <sub>A</sub> = 25°C   -   1.0   -   Ω     CHARGES AND CAPACITANCES     C <sub>ISS</sub>   Input Capacitance   V <sub>QS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 15 V   -   1683   -   pF     C <sub>QSS</sub>   Output Capacitance   V <sub>QS</sub> = 0 V, V <sub>DS</sub> = 15 V, f = 1 MHz   -   0.023   -     C <sub>RSS</sub>   Reverse Transfer Capacitance   V <sub>QS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A   -   11.6   -   nC     Q <sub>Q(TOT)</sub>   Total Gate Charge   V <sub>QS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A   -   11.6   -   nC     Q <sub>Q(TOT)</sub>   Total Gate Charge   V <sub>QS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A   -   11.6   -   nC     Q <sub>Q(TOT)</sub>   Total Gate Charge   V <sub>QS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A   -   26   -   nC     SWITCHING CHARACTERISTICS (Note 6)   V <sub>QS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A   -   26   -   nC     SWITCHING CHARACTERISTICS (Note 6)   V <sub>QS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A   -   3.1   -   V     Q <sub>Q(TOT)</sub>   Total Gate Charge   V <sub>QS</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A   -   26   -   nC     SWITCHING CHARACTERISTICS (Note 6)   V <sub>QS</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A   -   3.1   -   V     Q <sub>(S</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A   -   3.1   -     V     Q <sub>(S</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A   -   3.1   -     V     Q <sub>(S</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A   -   3.1   -     V     Q <sub>(S</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A   -   3.1   -	V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		30	_	_	V
IGSS	V <sub>(BR)DSS</sub> / T <sub>J</sub>				-	14.4	-	mV/°C
I <sub>GSS</sub>   Gate-to-Source Leakage Current   V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V	I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{GS} = 0 \text{ V},$ $T_{J} = 25^{\circ}\text{C}$		_	-	1.0	μΑ
ON CHARACTERISTICS (Note 5)           V <sub>GS(TH)</sub> /T <sub>J</sub> Gate Threshold Voltage         V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA         1.3         -         2.2         V           V <sub>GS(TH)</sub> /T <sub>J</sub> Negative Threshold Temperature Coefficient         -         3.8         -         mV/°C           RDS(on)         Drain-to-Source On Resistance         V <sub>GS</sub> = 10 V         I <sub>D</sub> = 30 A         -         3.4         4.2         mΩ           V <sub>GS</sub> = 4.5 V         I <sub>D</sub> = 30 A         -         4.9         6.1         mΩ           gFS         Forward Transconductance         V <sub>DS</sub> = 1.5 V, I <sub>D</sub> = 15 A         -         58         -         S           R <sub>G</sub> Gate Resistance         T <sub>A</sub> = 25°C         -         1.0         -         Ω           CHARGES AND CAPACITANCES           Ciss         Input Capacitance         V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 15 V         -         1683         -         pF           C <sub>ISS</sub> Input Capacitance         V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 15 V         -         1683         -         pF           C <sub>ISS</sub> Reverse Transfer Capacitance         V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 15 V, f = 1 MHz         -         0.023         -         -         16.6         -         nC			V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C	_	-	10	
$ \begin{array}{ c c c c c c c c } \hline V_{GS(TH)} & Gate Threshold Voltage & V_{GS} = V_{DS}, I_D = 250  \mu \Lambda & 1.3 & - & 2.2 & V \\ \hline V_{GS(TH)}/T_J & Negative Threshold Temperature Coefficient & - & 3.8 & - & mV/^{\circ}C \\ \hline R_{DS(on)} & Drain-to-Source On Resistance & V_{GS} = 10  V & I_D = 30  \Lambda & - & 4.9 & 6.1 \\ \hline W_{GS} & Forward Transconductance & V_{DS} = 1.5  V, I_D = 15  \Lambda & - & 58 & - & S \\ \hline R_G & Gate Resistance & T_A = 25^{\circ}C & - & 1.0 & - & \Omega \\ \hline \hline CHARGES AND CAPACITANCES & & - & 1.0 & - & \Omega \\ \hline CHARGES AND CAPACITANCES & & - & 1683 & - & PF \\ \hline C_{ISS} & Input Capacitance & V_{GS} = 0  V, f = 1  \text{MHz}, V_{DS} = 15  V & - & 1683 & - & PF \\ \hline C_{RSS} & Reverse Transfer Capacitance & & - & 40 & - & - & - & 40 & - \\ \hline C_{RSS} & Reverse Transfer Capacitance & & V_{GS} = 0  V, V_{DS} = 15  V, f = 1  \text{MHz} & - & 0.023 & - & - & - & - & - & - & - & - \\ \hline Q_{G(TOT)} & Total Gate Charge & V_{GS} = 4.5  V, V_{DS} = 15  V, I_D = 30  \Lambda & - & 11.6 & - & - & - & - & - & - & - & - & - & $	$I_{GSS}$	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> =	= ±20 V	-	-	±100	nA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ON CHARAC	CTERISTICS (Note 5)						
Ros(on)   Drain-to-Source On Resistance   V <sub>GS</sub> = 10 V   I <sub>D</sub> = 30 A   -   3.4   4.2   MΩ	V <sub>GS(TH)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 1$	250 μΑ	1.3	-	2.2	V
V <sub>GS</sub> = 4.5 V   I <sub>D</sub> = 30 A   -   4.9   6.1	V <sub>GS(TH)</sub> /T <sub>J</sub>	Negative Threshold Temperature Coefficient			-	3.8	-	mV/°C
Forward Transconductance   VDS = 1.5 V, ID = 15 A   - 58   - S     RG   Gate Resistance   TA = 25°C   - 1.0   - Ω     CHARGES AND CAPACITANCES     CISS   Input Capacitance   VGS = 0 V, f = 1 MHz, VDS = 15 V   - 1683   -	R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A	-	3.4	4.2	mΩ
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A	-	4.9	6.1	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	9FS	Forward Transconductance	V <sub>DS</sub> = 1.5 V, I <sub>D</sub> =	15 A	_	58	_	S
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	R <sub>G</sub>	Gate Resistance	T <sub>A</sub> = 25°C		-	1.0	-	Ω
Coss Coss         Output Capacitance         — 841 — 40 — 40 — 40 — 40 — 40 — 40 — 40 —	CHARGES A	AND CAPACITANCES						
CRSS         Reverse Transfer Capacitance         -         40         -           CRSS/CISS         Capacitance Ratio         V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 15 V, f = 1 MHz         -         0.023         -           QG(TOT)         Total Gate Charge         V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A         -         11.6         -         nC           QG(TH)         Threshold Gate Charge         V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A         -         11.6         -         nC           QGB         Gate-to-Drain Charge         -         4.0         -         -         4.7         -         -         V           VGP         Gate Plateau Voltage         V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A         -         26         -         nC           SWITCHING CHARACTERISTICS (Note 6)           td(ON)         Turn-On Delay Time         V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A         -         26         -         nC           SWITCHING CHARACTERISTICS (Note 6)         V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A         -         26         -         nC           tq(ON)         Turn-On Delay Time         V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 V, I <sub>D</sub> = 15 A, R <sub>G</sub> = 3.0 Ω         -         10         -         8.0         -         nS           tq(OFF) <td>C<sub>ISS</sub></td> <td>Input Capacitance</td> <td colspan="2" rowspan="4"></td> <td>_</td> <td>1683</td> <td>-</td> <td>pF</td>	C <sub>ISS</sub>	Input Capacitance			_	1683	-	pF
CRSS/CISS         Capacitance Ratio         V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 15 V, f = 1 MHz         -         0.023         -           Q <sub>G(TOT)</sub> Total Gate Charge         V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A         -         11.6         -         nC           Q <sub>G(TH)</sub> Threshold Gate Charge         -         4.7         -         -         -         4.7         - <td< td=""><td>C<sub>OSS</sub></td><td>Output Capacitance</td><td>_</td><td>841</td><td>-</td><td rowspan="2"></td></td<>	C <sub>OSS</sub>	Output Capacitance			_	841	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	C <sub>RSS</sub>	Reverse Transfer Capacitance			_	40	-	
Q <sub>G(TH)</sub> Threshold Gate Charge         -         2.6         -           Q <sub>GS</sub> Gate-to-Source Charge         -         4.7         -           Q <sub>GD</sub> Gate-to-Drain Charge         -         4.0         -           V <sub>GP</sub> Gate Plateau Voltage         -         3.1         -         V           Q <sub>G(TOT)</sub> Total Gate Charge         V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A         -         26         -         nC           SWITCHING CHARACTERISTICS (Note 6)           t <sub>d(ON)</sub> Turn-On Delay Time         V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 V, I <sub>D</sub> = 15 A, R <sub>G</sub> = 3.0 Ω         -         10         -         ns           t <sub>d</sub> (OFF)         Turn-Off Delay Time         V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A, R <sub>G</sub> = 3.0 Ω         -         -         8.0         -         ns           t <sub>d</sub> (OFF)         Turn-Off Delay Time         V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 V, I <sub>D</sub> = 15 A, R <sub>G</sub> = 3.0 Ω         -         -         28         -           t <sub>d</sub> (OFF)         Turn-Off Delay Time         -         -         -         -         -         -         -         -         -         -         -         -         -         -	C <sub>RSS</sub> /C <sub>ISS</sub>	Capacitance Ratio			-	0.023	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Q <sub>G(TOT)</sub>	Total Gate Charge	$V_{GS} = 4.5 \text{ V}, V_{DS}$	<sub>S</sub> = 15 V; I <sub>D</sub> = 30 A	_	11.6	-	nC
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Q <sub>G(TH)</sub>	Threshold Gate Charge			_	2.6	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Q <sub>GS</sub>	Gate-to-Source Charge			_	4.7	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$Q_{GD}$	Gate-to-Drain Charge			_	4.0	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>GP</sub>	Gate Plateau Voltage			_	3.1	_	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Q <sub>G(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 10 V, V <sub>DS</sub>	= 15 V; I <sub>D</sub> = 30 A	-	26	_	nC
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	SWITCHING	CHARACTERISTICS (Note 6)			•	•		•
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>d(ON)</sub>	Turn-On Delay Time			_	10	_	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Rise Time	$I_D = 15 \text{ A}, R_G = 3$	3.0 Ω	_	32	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>d(OFF)</sub>	Turn-Off Delay Time	1		_	18	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Fall Time			_	5.0	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>d(ON)</sub>	Turn-On Delay Time			_	8.0	-	ns
		Rise Time	$I_D = 15 A, R_G = 3$	3.0 Ω	_	28	-	
	t <sub>d(OFF)</sub>	Turn-Off Delay Time			_	24	-	
		•			_	3.0	-	

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified) (continued)

Symbol	Parameter	Test Co	Test Condition		Тур	Max	Unit
DRAIN-SOL	DRAIN-SOURCE DIODE CHARACTERISTICS						
$V_{SD}$	Forward Diode Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 10 A	T <sub>J</sub> = 25°C	-	0.8	1.1	V
	I <sub>S</sub> = 10 A	T <sub>J</sub> = 125°C	-	0.63	_		
t <sub>RR</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, dIS/dt	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 30 \text{ A}$		34	_	ns
ta	Charge Time	I <sub>S</sub> = 30 A			17	-	
t <sub>b</sub>	Discharge Time				17	_	
Q <sub>RR</sub>	Reverse Recovery Charge			_	22	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ . 6. Switching characteristics are independent of operating junction temperatures.

#### TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. V<sub>GS</sub>

Figure 4. On-Resistance vs. Drain Current and **Gate Voltage** 




Figure 5. On-Resistance Variation with **Temperature** 

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### TYPICAL CHARACTERISTICS (continued)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

#### TYPICAL CHARACTERISTICS (continued)




Figure 12. Thermal Response




Figure 13.  $G_{FS}$  vs.  $I_D$ 

Figure 14. Avalanche Characteristics

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NVTFS4C06NTAG	WDFN8 3.3x3.3, 0.65P (Pb-Free)	1500 / Tape & Reel
NVTFS4C06NTWG	WDFN8 3.3x3.3, 0.65P (Pb-Free)	5000 / Tape & Reel

#### **DISCONTINUED** (Note 7)

NVTFS4C06NWFTAG	WDFNW8 3.3x3.3, 0.65P (Full-Cut μ8FL WF) (Pb-Free)	1500 / Tape & Reel
NVTFS4C06NWFTWG	WDFNW8 3.3x3.3, 0.65P (Full-Cut μ8FL WF) (Pb-Free)	5000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>7.</sup> **DISCONTINUED:** These devices are not recommended for new design. Please contact your **onsemi** representative for information. The most current information on these devices may be available on <a href="https://www.onsemi.com">www.onsemi.com</a>.






SCALE 2:1

#### WDFN8 3.3x3.3, 0.65P CASE 511AB ISSUE D


**DATE 23 APR 2012** 



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH
  PROTRUSIONS OR GATE BURRS.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.70	0.75	0.80	0.028	0.030	0.031
A1	0.00		0.05	0.000		0.002
b	0.23	0.30	0.40	0.009	0.012	0.016
С	0.15	0.20	0.25	0.006	0.008	0.010
D		3.30 BSC		0	.130 BSC	
D1	2.95	3.05	3.15	0.116	0.120	0.124
D2	1.98	2.11	2.24	0.078	0.083	0.088
E		3.30 BSC		0.130 BSC		
E1	2.95	3.05	3.15	0.116	0.120	0.124
E2	1.47	1.60	1.73	0.058	0.063	0.068
E3	0.23	0.30	0.40	0.009	0.012	0.016
е		0.65 BSC	;	(	0.026 BS0	0
G	0.30	0.41	0.51	0.012	0.016	0.020
K	0.65	0.80	0.95	0.026	0.032	0.037
L	0.30	0.43	0.56	0.012	0.017	0.022
L1	0.06	0.13	0.20	0.002	0.005	0.008
М	1.40	1.50	1.60	0.055	0.059	0.063
θ	0 °		12 °	0 °		12 °




#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code Α = Assembly Location

= Year WW = Work Week = Pb-Free Package



DIMENSION: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON30561E	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3.3X3.3, 0.65P		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.



#### WDFNW8 3.3x3.3, 0.65P (Full-Cut μ8FL WF) CASE 515AN

**ISSUE O** 

**DATE 25 AUG 2020** 

MAX.

0.80

0.05

0.40

0.25

3.55

3.15

2.24

3.55

3.15

1.73


0.40

0.51

0.95 0.59

0.20

1.60





1. DIMENSIONING AND TOLERANCING PERASME Y14.5M. 2009.

MILLIMETERS

NDM.

0.80


0.43


2. CONTROLLING DIMENSION: MILLIMETERS

DIM

DIMENSION DI AND EI DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.


MIN.





0.65


0.30






1 L1 0.06 0.13 1.40 1.50 М

Κ





For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

#### **GENERIC** MARKING DIAGRAM\*

XXXX AYWW= XXXX = Specific Device Code

= Assembly Location

= Year WW = Work Week

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

(Note: Microdot may be in either location)

DOCUMENT NUMBER:	98AON24556H	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFNW8 3.3x3.3, 0.65P (F	ull–Cut μ8FL WF)	PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales