International Rectifier

- Logic-Level Gate Drive
- Advanced Process Technology
- Surface Mount (IRL520NS)
- Low-profile through-hole (IRL520NL)
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Lead-Free

Description


Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device designthat HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.


The D²Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible onresistance in any existing surface mount package. The D²Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.

The through-hole version (IRL520NL) is available for low-profile applications.

IRL520NSPbF IRL520NLPbF

HEXFET® Power MOSFET







Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V⑤	10	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V®	7.1	A
I _{DM}	Pulsed Drain Current ①⑤	35	
P _D @T _A =25°C	Power Dissipation	3.8	W
P _D @T _C = 25°C	Power Dissipation	48	W
	Linear Derating Factor	0.32	W/°C
V _{GS}	Gate-to-Source Voltage	±16	V
E _{AS}	Single Pulse Avalanche Energy@⑤	85	mJ
I _{AR}	Avalanche Current①	6.0	Α
E _{AR}	Repetitive Avalanche Energy®	4.8	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑤	5.0	V/ns
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		℃
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
ReJC	Junction-to-Case		3.1	00.000
R ₀ JA	Junction-to-Ambient (PCB Mounted,steady-state)**		40	°C/W

Electrical Characteristics @ $T_J = 25$ °C (unless otherwise specified)

Parameter	Min.	Тур.	Max.	Units	Conditions
Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_{D} = 250\mu A$
Breakdown Voltage Temp. Coefficient		0.11		V/°C	Reference to 25°C, I _D = 1mA⑤
			0.18		V _{GS} = 10V, I _D = 6.0A ⊕
Static Drain-to-Source On-Resistance			0.22	Ω	V _{GS} = 5.0V, I _D = 6.0A ⊕
			0.26		V _{GS} = 4.0V, I _D = 5.0A ⊕
Gate Threshold Voltage	1.0		2.0	V	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$
Forward Transconductance	3.1			S	V _{DS} = 25V, I _D = 6.0A [©]
Desire to Course I and a second		——	25	_	V _{DS} = 100V, V _{GS} = 0V
Drain-to-Source Leakage Current			250	^	V _{DS} = 80V, V _{GS} = 0V, T _J = 150°C
Gate-to-Source Forward Leakage			100	- ^	V _{GS} = 16V
Gate-to-Source Reverse Leakage			-100	n A	V _{GS} = -16V
Total Gate Charge			20		I _D = 6.0A
Gate-to-Source Charge		——	4.6	nC	V _{DS} = 80V
Gate-to-Drain ("Miller") Charge			10		V _{GS} = 5.0V, See Fig. 6 and 13 ⊕ ⑤
Turn-On Delay Time		4.0			V _{DD} = 50V
Rise Time		35		ne	I _D = 6.0A
Turn-Off Delay Time	_	23		113	$R_{G} = 11\Omega, V_{GS} = 5.0V$
Fall Time		22			$R_D = 8.2\Omega$, See Fig. 10 \oplus \bigcirc
Internal Source Inductance		7.5			Between lead,
				nH	and center of die contact
Input Capacitance		440			V _{GS} = 0V
Output Capacitance		97		рF	V _{DS} = 25V
Reverse Transfer Capacitance		50			f = 1.0MHz, See Fig. 5©
	Drain-to-Source Breakdown Voltage Breakdown Voltage Temp. Coefficient Static Drain-to-Source On-Resistance Gate Threshold Voltage Forward Transconductance Drain-to-Source Leakage Current Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage Total Gate Charge Gate-to-Drain ("Miller") Charge Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Internal Source Inductance Input Capacitance Output Capacitance	Drain-to-Source Breakdown Voltage Breakdown Voltage Temp. Coefficient Static Drain-to-Source On-Resistance Gate Threshold Voltage Forward Transconductance Gate-to-Source Leakage Current Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage Total Gate Charge Gate-to-Drain ("Miller") Charge Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Internal Source Inductance Input Capacitance Output Capacitance ———————————————————————————————————	Drain-to-Source Breakdown Voltage 100 — Breakdown Voltage Temp. Coefficient — 0.11 Static Drain-to-Source On-Resistance — — Gate Threshold Voltage 1.0 — Forward Transconductance 3.1 — Drain-to-Source Leakage Current — — Gate-to-Source Forward Leakage — — Gate-to-Source Forward Leakage — — Total Gate Charge — — Gate-to-Source Charge — — Gate-to-Drain ("Miller") Charge — — Turn-On Delay Time — 4.0 Rise Time — 23 Tall Time — 22 Internal Source Inductance — 7.5 Input Capacitance — 440 Output Capacitance — 97	Drain-to-Source Breakdown Voltage 100 — — Breakdown Voltage Temp. Coefficient — 0.11 — Static Drain-to-Source On-Resistance — — 0.22 — — 0.26 Gate Threshold Voltage 1.0 — 2.0 Forward Transconductance 3.1 — — Drain-to-Source Leakage Current — 25 Gate-to-Source Forward Leakage — — 250 Gate-to-Source Reverse Leakage — — 100 Total Gate Charge — — 20 Gate-to-Source Charge — — 4.6 Gate-to-Drain ("Miller") Charge — — 10 Turn-On Delay Time — 4.0 — Rise Time — 23 — Tall Time — 22 Internal Source Inductance — 7.5 — Input Capacitance — 97 —	Drain-to-Source Breakdown Voltage 100 — — V Breakdown Voltage Temp. Coefficient — 0.11 — V/°C Static Drain-to-Source On-Resistance — — 0.22 Ω Gate Threshold Voltage 1.0 — 2.0 V Forward Transconductance 3.1 — — S Drain-to-Source Leakage Current — — 25 — Gate-to-Source Forward Leakage — — 100 nA Gate-to-Source Reverse Leakage — — 100 nA Total Gate Charge — — 4.6 nC Gate-to-Source Charge — — 4.6 nC Gate-to-Drain ("Miller") Charge — — 4.0 — Rise Time — 35 — ns Turn-Off Delay Time — 23 — Fall Time — 7.5 — nH Internal Source Inductance — <td< td=""></td<>

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions	
ls	Continuous Source Current		10		MOSFET symbol		
	(Body Diode)			A	showing the		
I _{SM}	Pulsed Source Current		:		25	^	integral reverse
	(Body Diode) ①			35		p-n junction diode.	
V _{SD}	Diode Forward Voltage			1.3	V	$T_J = 25$ °C, $I_S = 6.0$ A, $V_{GS} = 0$ V \oplus	
trr	Reverse Recovery Time		110	160	ns	T _J = 25°C, I _F = 6.0A	
Qrr	Reverse Recovery Charge		410	620	nC	di/dt = 100A/µs ⊕⑤	
ton	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S + L_D)					

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- 2 V_{DD} = 25V, starting $T_{\rm J}$ = 25°C, L = 4.7mH $R_{\rm G}$ = 25 Ω , $I_{\rm AS}$ = 6.0A. (See Figure 12)
- $\$ I_{SD} \leq 6.0A, di/dt \leq 340A/ μ s, V_{DD} \leq V_{(BR)DSS}, T₁ < 175°C
- 4 Pulse width $\leq 300 \mu s$; duty cycle $\leq 2\%$.
- © Uses IRL520N data and test conditions

^{**} When mounted on 1" square PCB (FR-4 or G-10 Material).

For recommended footprint and soldering techniques refer to application note #AN-994.

International TOR Rectifier

(V) TOP 100 TOP 16V 16V 10V 80V 60V 60V 10V 80TOM 2.6V 10V 2.5V 10 20 µs PULSE WIDTH T J = 25°C 100 VDS , Drain-to-Source Voltage (V)

Fig 1. Typical Output Characteristics

IRL520NS/LPbF




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature

International TOR Rectifier




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area

International TOR Rectifier

IRL520NS/LPbF




Fig 9. Maximum Drain Current Vs. CaseTemperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

International TOR Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



- * Reverse Polarity for P-Channel
- ** Use P-Channel Driver for P-Channel Measurements



*** V_{GS} = 5.0V for Logic Level and 3V Drive Devices


Fig 14 For N Channel HEXFETS

International


TOR Rectifier

D²Pak Package Outline

Dimensions are shown in millimeters (inches)



D²Pak Part Marking Information




International TOR Rectifier


IRL520NS/LPbF

TO-262 Package Outline

Dimensions are shown in millimeters (inches)




TO-262 Part Marking Information





International TOR Rectifier

D²Pak Tape & Reel Information

Dimensions are shown in millimeters (inches)







COMFORMS TO EIA-418.

CONTROLLING DIMENSION: MILLIMETER.

DIMENSION MEASURED @ HUB.
INCLUDES FLANGE DISTORTION @ OUTER EDGE.

Data and specifications subject to change without notice.

International IOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 07/04

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.