

# OptiMOS<sup>™</sup>- 6 Power-Transistor






# Features


- OptiMOS™ power MOSFET for automotive applications
- N-channel Enhancement mode Logic Level
- AEC Q101 qualified
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- Green Product (RoHS compliant)
- 100% Avalanche tested

#### **Product Summary**

$V_{\mathrm{DS}}$	40	V
$R_{\mathrm{DS(on),max}}$	0.55	mΩ
I <sub>D</sub>	120	Α

#### PG-TDSON-8-53





Туре	Package	Marking
IAUC120N04S6L005	PG-TDSON-8-53	6N04L005

### **Maximum ratings,** at $T_j$ =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Drain current	I <sub>D</sub>	V <sub>GS</sub> =10V, Chip Limitation <sup>1,2)</sup>	435	А
		V <sub>GS</sub> =10V, DC current <sup>3)</sup>	120	
		$T_a$ =85°C, $V_{GS}$ =10V, $R_{thJA}$ on 2s2p <sup>4,5)</sup>	60	
Pulsed drain current <sup>5)</sup>	I <sub>D,pulse</sub>	$T_{\rm C}$ =25°C, $t_{ ho}$ =100 $\mu$ s	1550	
Avalanche energy, single pulse <sup>2)</sup>	E <sub>AS</sub>	$I_{\rm D}$ =60A, $R_{\rm G}$ =25 $\Omega$	750	mJ
Avalanche current, single pulse	IAS	$R_{\rm G}$ =25 $\Omega$	120	А
Gate source voltage	$V_{GS}$	-	±16	V
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> =25°C	187	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$	-	-55 +175	°C



Parameter	Symbol	Conditions	Values		Unit	
			min.	typ.	max.	
Thermal characteristics						
Thermal resistance, junction - case <sup>5)</sup>	$R_{thJC}$	-	-	-	0.8	K/W
Thermal resistance, junction - ambient <sup>4)</sup>	$R_{thJA}$	-	-	26	-	

# **Electrical characteristics,** at $T_j$ =25 °C, unless otherwise specified

#### Static characteristics

Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ =0V, $I_D$ = 1mA	40		-	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 130 \mu {\rm A}$	1.2	1.6	2.0	
Zero gate voltage drain current	I <sub>DSS</sub>	$V_{\rm DS}$ =40V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =25°C	-	-	1	μΑ
		$V_{\rm DS}$ =40V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =125°C <sup>2)</sup>	-	-	33	
Gate-source leakage current	I <sub>GSS</sub>	V <sub>GS</sub> =16V, V <sub>DS</sub> =0V	-	-	100	nA
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =4.5V, I <sub>D</sub> =60A	-	0.57	0.80	mΩ
		V <sub>GS</sub> =10V, I <sub>D</sub> =60A	-	0.43	0.55	



Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Dynamic characteristics <sup>2)</sup>						
Input capacitance	C <sub>iss</sub>		-	8423	11203	pF
Output capacitance	Coss	$V_{\rm GS}$ =0V, $V_{\rm DS}$ =25V, $f$ =1MHz	-	2294	2982	
Reverse transfer capacitance	C <sub>rss</sub>		-	117	175	
Turn-on delay time	$t_{d(on)}$		-	9	-	ns
Rise time	t <sub>r</sub>	V <sub>DD</sub> =20V, V <sub>GS</sub> =10V,	-	8	-	
Turn-off delay time	$t_{d(off)}$	$I_{\rm D}$ =120A, $R_{\rm G}$ =3.5 $\Omega$	-	57	-	
Fall time	$t_{f}$	]	-	28	-	
Gate Charge Characteristics <sup>2)</sup>						
Gate to source charge	Q <sub>gs</sub>		-	23	30	nC
Gate to drain charge	$Q_{gd}$	$V_{\rm DD}$ =32V, $I_{\rm D}$ =120A,	-	25	38	
Gate charge total	$Q_g$	$V_{\rm GS}$ =0 to 10V	-	136	177	
Gate plateau voltage	$V_{ m plateau}$		-	2.8	-	V
Reverse Diode						
Diode continous forward current <sup>5)</sup>	Is	T 250C	-	-	120	А
Diode pulse current <sup>5)</sup>	I <sub>S,pulse</sub>	- T <sub>C</sub> =25°C	-	-	1550	]
Diode forward voltage	$V_{\mathrm{SD}}$	V <sub>GS</sub> =0V, I <sub>F</sub> =60A, T <sub>j</sub> =25°C	-	0.8	1.1	V
Reverse recovery time <sup>2)</sup>	t <sub>rr</sub>	$V_{R}$ =20V, $I_{F}$ =50A, $di_{F}/dt$ =100A/ $\mu$ s	-	71	-	ns
Reverse recovery charge <sup>2)</sup>	Q <sub>rr</sub>		-	98	-	nC

<sup>1)</sup> Practically the current is limited by overall system design including customer specific PCB.

<sup>&</sup>lt;sup>2)</sup> The parameter is not subject to production test - verified by characterization.

<sup>&</sup>lt;sup>3)</sup> The product can operate at specified current based on best practice to minimize electromigration at the solder joint. For rare events and inrush currents the value may be exceeded.

<sup>&</sup>lt;sup>4)</sup> Device on 2s2p FR4 PCB defined in accordance with JEDEC standards (JESD51-5, -7). PCB is vertical in still air.

<sup>&</sup>lt;sup>5)</sup> The parameter is not subject to production test - verified by design.





#### 1 Power dissipation

$$P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} = 10 \text{ V}$$

# 2 Drain current

$$I_{\rm D} = f(T_{\rm C}); \ V_{\rm GS} = 10 \ {\rm V}$$





### 3 Safe operating area


$$I_D = f(V_{DS}); T_C = 25 \text{ °C}; D = 0$$


parameter:  $t_p$ 

#### 4 Max. transient thermal impedance

$$Z_{thJC} = f(t_p)$$

parameter:  $D=t_p/T$ 








### 5 Typ. output characteristics

 $I_D = f(V_{DS}); T_j = 25 \text{ °C}$ 


parameter: V<sub>GS</sub>



#### 6 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(I_D); T_j = 25 \text{ °C}$ 


parameter:  $V_{\rm GS}$ 



## 7 Typ. transfer characteristics


 $I_D = f(V_{GS}); V_{DS} = 6V$ 

parameter: T<sub>i</sub>



#### 8 Typ. drain-source on-state resistance

$$R_{DS(on)} = f(T_j); I_D = 60 \text{ A}; V_{GS} = 10 \text{ V}$$






#### 9 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$ 

parameter:  $I_D$ 

### 10 Typ. capacitances

 $C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$ 





#### 11 Typical forward diode characteristicis


 $IF = f(V_{SD})$ 


parameter: T<sub>i</sub>

#### 12 Avalanche characteristics

 $I_{AS} = f(t_{AV})$ 

parameter: T<sub>j(start)</sub> >25°C









#### 13 Avalanche energy

## $E_{AS} = f(T_i)$

### 14 Drain-source breakdown voltage

$$V_{BR(DSS)} = f(T_j); I_D = 1 \text{ mA}$$







# 15 Typ. gate charge

 $V_{GS} = f(Q_{gate}); I_D = 120 A pulsed$ 

parameter:  $V_{\rm DD}$ 




#### 16 Gate charge waveforms






#### **PG-TDSON-8: Outline**



- 1) EXCLUDE MOLD FLASH
  2) REMOVAL ON MOLD GATE, INTRUSION 0.1MM AND PROTRUSION 0.1MM
  3) LEAD LENGTH UP TO ANTI FLASH LINE
  4)ALL METAL SURFACE ARE PLATED, EXCEPT AREA OF CUT
  ALL DIMENSIONS ARE IN UNITS MM

- THE DRAWING IS IN COMPLIANCE WITH ISO 128 & PROJECTION METHOD 1 [

#### **Footprint**





Published by Infineon Technologies AG 81726 Munich, Germany

© Infineon Technologies AG 2025 All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### **Warnings**

Due to technical requirements, components may contain dangerous substances.

For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life.

If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Revision History

Version	Date		Changes
Revision 1.0			Final Data Sheet
Revision 1.1		05.02.2025	I <sub>S</sub> and I <sub>S,pulse</sub> update