

MOSFET

OptiMOS[™] 6 Power-Transistor, 80 V

Features

- N-channel, normal level
- Very low on-resistance R_{DS(on)}
 Excellent gate charge x R_{DS(on)} product (FOM)
 Very low reverse recovery charge (Q_{rr})


- Pb-free lead plating; RoHS compliant
 Halogen-free according to IEC61249-2-21
- Ideal for high frequency switching and synchronous rectification
 175° C operating temperature
- High avalanche energy rating




Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters**

Parameter	Value	Unit
$V_{ t DS}$	80	V
R _{DS(on),max}	1.8	mΩ
I _D	230	Α
Qoss	126	nC
Q _G (0V10V)	63	nC
Q _{rr} (100A/μs)	54	nC











Type / Ordering Code	Package	Marking	Related Links
ISC018N08NM6	PG-TDSON-8 FL	018N08N6	-

OptiMOS[™] 6 Power-Transistor, 80 V



Table of Contents

Description	. 1
Maximum ratings	. 3
Thermal characteristics	. 3
Electrical characteristics	. 4
Electrical characteristics diagrams	. 6
Package Outlines	10
Revision History	11
Frademarks	11
Disclaimer	11

OptiMOS[™] 6 Power-Transistor, 80 V ISC018N08NM6



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatav	Cymahal		Value	s	l lmi4	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current ¹⁾	I D	- - -	- - -	230 163 138 27	A	V_{GS} =10 V, T_{C} =25 °C V_{GS} =10 V, T_{C} =100 °C V_{GS} =8 V, T_{C} =100 °C V_{GS} =10 V, T_{A} =25 °C, R_{thJA} =50 °C/W ²⁾
Pulsed drain current ³⁾	I _{D,pulse}	-	-	920	Α	<i>T</i> _A =25 °C
Avalanche current, single pulse ⁴⁾	I _{AS}	-	-	50	Α	<i>T</i> _C =25 °C
Avalanche energy, single pulse	E AS	-	-	851	mJ	I_D =24 A, R_{GS} =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	217 3.0	W	T _C =25 °C T _A =25 °C, R _{thJA} =50 °C/W ²⁾
Operating and storage temperature T_{j} , T_{stg}		-55	-	175	°C	-

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Cumbal	Values			Unit	Note / Test Condition
Farameter	Symbol	Min.	Тур.	Max.	Ullit	Note / Test Condition
Thermal resistance, junction - case, bottom	R _{thJC}	-	0.35	0.69	°C/W	-
Thermal resistance, junction - case, top	R _{thJC}	-	-	20	°C/W	-
Thermal resistance, junction - ambient, 6 cm² cooling area²)	R _{thJA}	-	-	50	°C/W	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.

2) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain

connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

4) See Diagram 13 for more detailed information

OptiMOS[™] 6 Power-Transistor, 80 V ISC018N08NM6



3 Electrical characteristics at T_j =25 °C, unless otherwise specified

Table 4 **Static characteristics**

Bassassassas	0	Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	80	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	V _{GS(th)}	2.4	3.0	3.5	V	$V_{\rm DS}=V_{\rm GS},\ I_{\rm D}=114\ \mu{\rm A}$
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =64 V, V _{GS} =0 V, T _j =25 °C V _{DS} =64 V, V _{GS} =0 V, T _j =125 °C ¹⁾
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =±20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	1.5 1.8	1.8 2.3	mΩ	V _{GS} =10 V, I _D =50 A V _{GS} =8 V, I _D =25 A
Gate resistance	R _G	0.5	0.77	1.0	Ω	-
Transconductance	g fs	48	110	-	S	$ V_{DS} \ge 2 I_D R_{DS(on)max}, I_D = 50 A$

Table 5 **Dynamic characteristics**

Devementar	Cymahal	Values		11:4	Nata / Tank Candikian	
Parameter	Symbol	Min.		Unit	Note / Test Condition	
Input capacitance ¹⁾	C _{iss}	-	4500	5400	pF	V _{GS} =0 V, V _{DS} =40 V, <i>f</i> =1 MHz
Output capacitance ¹⁾	Coss	-	1500	1900	pF	V _{GS} =0 V, V _{DS} =40 V, <i>f</i> =1 MHz
Reverse transfer capacitance ¹⁾	C _{rss}	-	37	52	pF	V _{GS} =0 V, V _{DS} =40 V, <i>f</i> =1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	11.4	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =25 A, $R_{\rm G,ext}$ =1.6 Ω
Rise time	t _r	-	5.3	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =25 A, $R_{\rm G,ext}$ =1.6 Ω
Turn-off delay time	$t_{\sf d(off)}$	-	23.7	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =25 A, $R_{\rm G,ext}$ =1.6 Ω
Fall time	t _f	-	7.1	-	ns	V_{DD} =40 V, V_{GS} =10 V, I_{D} =25 A, $R_{G,ext}$ =1.6 Ω

Gate charge characteristics²⁾ Table 6

Parameter	Cumbal		Value	s	l lmi4	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge ¹⁾	Q _{gs}	-	22	26	nC	V _{DD} =40 V, I _D =25 A, V _{GS} =0 to 10 V	
Gate charge at threshold ¹⁾	Q _{g(th)}	-	13.5	16.2	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =25 A, $V_{\rm GS}$ =0 to 10 V	
Gate to drain charge ¹⁾	Q _{gd}	-	12.7	17.8	nC	V _{DD} =40 V, I _D =25 A, V _{GS} =0 to 10 V	
Switching charge	Q _{sw}	-	21	-	nC	V _{DD} =40 V, I _D =25 A, V _{GS} =0 to 10 V	
Gate charge total ¹⁾	Q g	-	63	76	nC	V _{DD} =40 V, I _D =25 A, V _{GS} =0 to 10 V	
Gate plateau voltage	V _{plateau}	-	4.8	-	V	V _{DD} =40 V, I _D =25 A, V _{GS} =0 to 10 V	
Output charge ¹⁾	Qoss	-	126	158	nC	V _{DS} =40 V, V _{GS} =0 V	

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOS[™] 6 Power-Transistor, 80 V





Table 7 Reverse diode

Parameter	Cymahal		Values			Nata / Tank Oamalikian	
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	Is	-	-	197	Α	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	920	Α	<i>T</i> _C =25 °C	
Diode forward voltage	V _{SD}	-	0.80	1.0	V	V _{GS} =0 V, I _F =50 A, T _j =25 °C	
Reverse recovery time ¹⁾	<i>t</i> _{rr}	-	45	67.5	ns	V _R =40 V, I _F =25 A, d <i>i</i> _F /d <i>t</i> =100 A/μs	
Reverse recovery charge ¹⁾	Qrr	-	54	81	nC	V _R =40 V, I _F =25 A, d <i>i</i> _F /d <i>t</i> =100 A/μs	
Reverse recovery time ¹⁾	<i>t</i> _{rr}	-	26	39	ns	V _R =40 V, I _F =25 A, d <i>i</i> _F /d <i>t</i> =1000 A/μs	
Reverse recovery charge ¹⁾	Qrr	-	286	429	nC	V_R =40 V, I_F =25 A, di_F/dt =1000 A/ μ s	





4 Electrical characteristics diagrams






























5 Package Outlines



1) EXCLUDING MOLD FLASH
2) REMOVAL ON MOLD GATE
INTRUSION 0.1 MM
PROTRUSION 0.1 MM
LEAD LENGTH UP TO ANTI FLASH LINE
ALL METAL SURFACES ARE PLATED, EXCEPT AREA OF CUT

DIMENSION	MILLIM	ETERS				
DIMENSION	MIN.	MAX.				
Α	0.90	1.20				
A1	0.15	0.35				
b	0.26	0.54				
D	4.80	5.35				
D1	3.70	4.40				
D2	0.00	0.23				
E	5.70	6.10				
E1	5.90	6.42				
E2	3.88	4.42				
е	1.27					
L	0.69	0.90				
M	0.45	0.69				

DOCUMENT NO. Z8B000193699				
REVISION 04				
SCALE 10:1				
0 1 2 3mm				
EUROPEAN PROJECTION				
ISSUE DATE 05.11.2019				

Figure 1 Outline PG-TDSON-8 FL, dimensions in mm

OptiMOS[™] 6 Power-Transistor, 80 V ISC018N08NM6



Revision History

ISC018N08NM6

Revision: 2023-03-13, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)				
2.0	2023-03-13	Release of final version				

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2023 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Final Data Sheet 11 Rev. 2.0, 2023-03-13