

AOTL77901

100V N-Channel AlphaSGT™

General Description

- AlphaSGT™ 100V, N-Channel Power MOSFET
- Low R_{DS(ON)} Tjmax = 175°C
- PB-free lead plating
- RoHS 2.0 compliant
- Halogen free
- MSL 1 classified

Applications

- Motor Drive
- Battery Management

Product Summary

 V_{DS} 100V I_D (at V_{GS} =10V) 360A R_{DS(ON)} (at V_{GS}=10V) < 1.5mΩ


100% UIS Tested 100% Rg Tested


Max Tj=175°C











Orderable Part Number Package Type		Form	Minimum Order Quantity	
AOTL77901	TOLLC	Tape & Reel	2000	

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V_{DS}	100	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain	T _C =25°C		360		
Current ^G	T _C =100°C	I _D	288	A	
Pulsed Drain Current ^Ĉ		I _{DM}	1440	\neg	
Continuous Drain	T _A =25°C		58	А	
Current	T _A =70°C	IDSM	48		
Avalanche Current ^C		I _{AS}	100	A	
Avalanche energy	L=0.1mH	E _{AS}	500	mJ	
	T _C =25°C	В	500	W	
Power Dissipation ^B	T _C =100°C	$-P_{D}$	250	VV	
	T _A =25°C	Ь	10	W	
Power Dissipation ^A	T _A =70°C	P _{DSM}	7		
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	10	15	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	35	45	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.2	0.3	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
STATIC PARAMETERS								
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu A, V_{GS}=0V$		100			V	
I _{DSS} Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V				1	μA		
I _{DSS}	Zero Gate Voltage Drain Current		T _J =55°C			5	μΑ	
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu A$		2.5	3	3.5	V	
	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A			1.2	1.5	mΩ	
R _{DS(ON)}			T _J =125°C		1.9	2.4	11152	
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =20A			85		S	
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.65	1	V	
Is	Maximum Body-Diode Continuous Curr	s Current				200	Α	
	PARAMETERS							
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, f=1MHz			11400		pF	
Coss	Output Capacitance				3950		pF	
C_{rss}	Reverse Transfer Capacitance				180		pF	
R_g	Gate resistance	f=1MHz		1	2	3	Ω	
SWITCHI	NG PARAMETERS		-					
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, I _D =20A			190	266	nC	
Q_{gs}	Gate Source Charge				45		nC	
Q_{gd}	Gate Drain Charge				61		nC	
Q _{oss}	Output Charge	V_{GS} =0V, V_{DS} =50V			307		nC	
t _{D(on)}	Turn-On DelayTime				40		ns	
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2.5 Ω , R_{GEN} =3 Ω			44		ns	
$t_{D(off)}$	Turn-Off DelayTime				108		ns	
t _f	Turn-Off Fall Time				60		ns	
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			52		ns	
Q_{rr}	Body Diode Reverse Recovery Charge	_e I _F =20A, di/dt=500A/μs			320		nC	

A. The value of $R_{0,lA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{BJA} t 10s and the maximum allowed junction temperature of 175° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

- B. The power dissipation P_D is based on T_{J(MAX)}=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

 C. Single pulse width limited by junction temperature T_{J(MAX)}=175° C.

 D. The R_{0JA} is the sum of the thermal impedance from junction to case R_{0JC} and case to ambient.

- E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.

 G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale



3

2.5

R_{DS(ON)} (mΩ)


1

0.5


0

0

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts)
Figure 1: On-Region Characteristics (Note E)




50 100 150 200


V_{GS}=10V




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)



V_{SD} (Volts)
Figure 6: Body-Diode Characteristics
(Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating
Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

