

AON6452

100V N-Channel MOSFET SDMOS™

General Description

The AON6452 is fabricated with SDMOSTM trench technology that combines excellent $R_{\rm DS(ON)}$ with low gate charge. The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.


Product Summary

 $\begin{array}{ll} V_{DS} & 100V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 26A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 25 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 7V) & < 31 m\Omega \end{array}$

 $\begin{array}{cc} 100\% \text{ UIS Tested} \\ 100\% \text{ } \text{R}_{\text{g}} \text{ Tested} \end{array}$




DFN5X6



Top View





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	100	V	
Gate-Source Voltage		V _{GS}	±25	V	
Continuous Drain	T _C =25°C		26		
Current ^G	T _C =100°C	'D	17	A	
Pulsed Drain Current ^C		I _{DM}	60	\exists	
Continuous Drain	T _A =25°C		6.5	Δ.	
Current	T _A =70°C	IDSM	5.0	— A	
Avalanche Current ^C		I _{AR}	28	A	
Repetitive avalanche energy L=0.1mH ^C		E _{AR}	39	mJ	
	T _C =25°C	P _D	35	W	
Power Dissipation ^B	T _C =100°C	L D	14	VV	
	T _A =25°C	D	2	W	
Power Dissipation A	T _A =70°C	P _{DSM}	1.25	VV	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C	

Thermal Characteristics								
Parameter	Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s	D	24	30	°C/W			
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	53	64	°C/W			
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	2.7	3.5	°C/W			



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Parameter Conditions		Тур	Max	Units				
STATIC PARAMETERS										
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu A, V_{GS}=0V$	100			V				
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			10	μΑ				
		T _J =55°C			50					
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±25V			100	nA				
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250\mu A$	2	3.2	4	V				
$I_{D(ON)}$	On state drain current	V_{GS} =10V, V_{DS} =5V	100			Α				
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A		20.5	25	mΩ				
		T _J =125°C		36	43	11122				
		V_{GS} =7V, I_D =15A		25	31	mΩ				
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =20A		37		S				
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.66	1	V				
Is	Maximum Body-Diode Continuous Curre			40	Α					
DYNAMIC	PARAMETERS									
C _{iss}	Input Capacitance		1400	1770	2200	pF				
C _{oss}	Output Capacitance	V_{GS} =0V, V_{DS} =50V, f=1MHz	115	165	214	pF				
C _{rss}	Reverse Transfer Capacitance		33	55	80	pF				
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, f=1MHz	0.3	0.65	1.0	Ω				
SWITCHII	SWITCHING PARAMETERS									
Q _g (10V)	Total Gate Charge		14	28	42	nC				
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =50V, I_{D} =20A	4	9	14	nC				
Q_{gd}	Gate Drain Charge		6	10	14	nC				
t _{D(on)}	Turn-On DelayTime			12		ns				
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2.5 Ω ,		4		ns				
t _{D(off)}	Turn-Off DelayTime	R_{GEN} =3 Ω		17		ns				
t _f	Turn-Off Fall Time			5		ns				
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=100A/μs	20	29	37	ns				
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, dI/dt=100A/μs	25	36	46	nC				
t _{rr}	Body Diode Reverse Recovery Time	me I _F =20A, dI/dt=500A/μs		20	26	ns				
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, dI/dt=500A/μs	60	82	110	nC				

A. The value of $R_{\theta JA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{BJA} and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 150° C may be used if the PCB allows it.

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =150° C. Ratings are based on low frequency and duty cycles to keep initial T₁=25° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case $R_{\theta JC}$ and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.
 F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming

a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.



(Note E)










Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)










Current vs. Conduction Current



 $\rm I_{S}\left(A\right)$ Figure 18: Diode Reverse Recovery Time and Softness Factor vs. Conduction Current




Figure 19: Diode Reverse Recovery Charge and Peak
Current vs. di/dt






Figure 20: Diode Reverse Recovery Time and Softness Factor vs. di/dt





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

