

IRFR1018EPbF

Applications


- High Efficiency Synchronous Rectification in **SMPS**
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

Benefits


- Improved Gate, Avalanche and Dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability

IRFU1018EPbF

HEXFET® Power MOSFET



V_{DSS}		60V
R _{DS(on)}	typ.	$7.1 m\Omega$
	max.	$8.4 m\Omega$
I _{D (Silicon}	Limited)	79A ①
	ge Limited)	56A



G	D	S
Gate	Drain	Source

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	79①	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	56①	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Wire Bond Limited)	56	А
I _{DM}	Pulsed Drain Current ②	315	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	110	W
	Linear Derating Factor	0.76	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery 4	21	V/ns
T _J	Operating Junction and	-55 to + 175	°C
T _{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ③	88	mJ
I _{AR}	Avalanche Current ②	47	Α
E _{AR}	Repetitive Avalanche Energy ©	11	mJ

Thermal Resistance

Symbol	pol Parameter		Max.	Units
$R_{\theta JC}$	Junction-to-Case ®		1.32	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ®®		50	°C/W
$R_{\theta JA}$	Junction-to-Ambient ®		110	

Static @ $T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.073		V/°C	Reference to 25°C, I _D = 5mA@
R _{DS(on)}	Static Drain-to-Source On-Resistance		7.1	8.4	mΩ	$V_{GS} = 10V, I_D = 47A$ \bigcirc
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}$, $I_D = 100\mu A$
I _{DSS}	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 60V$, $V_{GS} = 0V$
				250		$V_{DS} = 48V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I_{GSS}	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20V$

Dynamic @ T₁ = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	110			S	$V_{DS} = 50V, I_D = 47A$
Q_g	Total Gate Charge		46	69	nC	$I_D = 47A$
Q_{gs}	Gate-to-Source Charge		10			$V_{DS} = 30V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		12			V _{GS} = 10V ⑤
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		34	_		$I_D = 47A, V_{DS} = 0V, V_{GS} = 10V$
$R_{G(int)}$	Internal Gate Resistance		0.73		Ω	
t _{d(on)}	Turn-On Delay Time		13	_	ns	$V_{DD} = 39V$
t _r	Rise Time		35			$I_D = 47A$
$t_{d(off)}$	Turn-Off Delay Time		55	_		$R_G = 10\Omega$
t _f	Fall Time		46			V _{GS} = 10V ⑤
C _{iss}	Input Capacitance		2290			$V_{GS} = 0V$
C_{oss}	Output Capacitance		270			$V_{DS} = 50V$
C _{rss}	Reverse Transfer Capacitance		130		рF	f = 1.0 MHz
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related)@		390			$V_{GS} = 0V$, $V_{DS} = 0V$ to $60V$ ⑦
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related)®		630			V _{GS} = 0V, V _{DS} = 0V to 60V [®]

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			79 ①	Α	MOSFET symbol
	(Body Diode)					showing the
I _{SM}	Pulsed Source Current			315		integral reverse
	(Body Diode) ②					p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$, $I_S = 47A$, $V_{GS} = 0V$ \odot
t _{rr}	Reverse Recovery Time		26	39	ns	$T_J = 25^{\circ}C$ $V_R = 51V$,
			31	47	ĺ	$T_J = 125^{\circ}C$ $I_F = 47A$
Q_{rr}	Reverse Recovery Charge		24	36	nC	$T_J = 25^{\circ}C$ di/dt = 100A/ μ s \odot
			35	53		$T_J = 125$ °C
I _{RRM}	Reverse Recovery Current		1.8		Α	$T_J = 25^{\circ}C$
t _{on}	Forward Turn-On Time	Intrins	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			

Notes:

- ① Calculated continuous current based on maximum allowable junction ⑤ Pulse width ≤ 400µs; duty cycle ≤ 2%. temperature. Bond wire current limit is 56A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.
- 2 Repetitive rating; pulse width limited by max. junction temperature.
- $\cent{3}$ Limited by T_{Jmax} , starting $T_J = 25^{\circ}C$, L = 0.08mH R_G = 25 $\!\Omega_{\rm A}$, I_{AS} = 47 A, V_{GS} =10 V. Part not recommended for use above this value.
- $\textcircled{1}_{SD} \leq 47\text{A, di/dt} \leq 1668\text{A/}\mu\text{s, } V_{DD} \leq V_{(BR)DSS}, \, T_J \leq 175^{\circ}\text{C.}$

- 6 Coss eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- O Coss eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% $V_{\text{DSS}}.$
- ® When mounted on 1" square PCB (FR-4 or G-10 Material). For recom mended footprint and soldering techniques refer to application note #AN-994.




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical C_{OSS} Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case





Fig 14. Typical Avalanche Current vs. Pulsewidth



 $\textbf{Fig 15.} \ \ \textbf{Maximum Avalanche Energy vs. Temperature}$

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.

- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. $P_{D (ave)}$ = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).

t_{av =} Average time in avalanche.

D = Duty cycle in avalanche = $t_{av} \cdot f$

 $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ (} 1.3 \cdot \text{BV} \cdot \text{I}_{av} \text{)} = \Delta \text{T/ } Z_{thJC} \\ I_{av} &= 2\Delta \text{T/ [} 1.3 \cdot \text{BV} \cdot Z_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$




Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di_f/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Diode Reverse Recovery Test Circuit for HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23a. Switching Time Test Circuit




Fig 23b. Switching Time Waveforms




Fig 24a. Gate Charge Test Circuit







Fig 24b. Gate Charge Waveform


D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)









NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- A- LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- ⚠ DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- DIMENSION 61 & c1 APPLIED TO BASE METAL ONLY.
- A- DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA

S	DIMENSIONS					
M B	MILLIM	MILLIMETERS		HES	O T E S	
Ō	MIN.	MAX.	MIN.	MAX.	S	
Α	2.18	2.39	.086	.094		
A1	-	0.13	-	.005		
b	0.64	0.89	.025	.035		
ь1	0.65	0.79	.025	.031	7	
b2	0.76	1.14	.030	.045		
ь3	4.95	5.46	.195	.215	4	
C	0.46	0.61	.018	.024		
c1	0.41	0.56	.016	.022	7	
c2	0.46	0.89	.018	.035		
D	5.97	6.22	.235	.245	6	
D1	5.21	-	.205	-	4	
Ε	6.35	6.73	.250	.265	6	
E1	4.32	-	.170	-	4	
e	2.29	BSC	.090	BSC		
Н	9.40	10.41	.370	.410		
L	1.40	1.78	.055	.070		
L1	2.74	BSC	.108	REF.		
L2	0.51	BSC	.020	BSC		
L3	0.89	1.27	.035	.050	4	
L4	-	1.02	-	.040		
L5	1.14	1.52	.045	.060	3	
ø	0,	10*	0.	10*		
ø1	0,	15*	0,	15*		
ø2	25*	35*	25*	35*		

LEAD ASSIGNMENTS

HEXFET


- 1 GATE
- 2.- DRAIN 3.- SOURCE
- 4.- DRAIN

IGBT & CoPAK

- 1.- GATE
- 2.- COLLECTOR 3.- EMITTER 4. - COLLECTOR

D-Pak (TO-252AA) Part Marking Information


(b) SECTION C-C





I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.
- ⚠- LEAD DIMENSION UNCONTROLLED IN L3.
- ⚠- DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
- 7.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA (Date 06/02).
- 8.- CONTROLLING DIMENSION: INCHES.

S Y M			Ŋ		
B O	MILLIM	ETERS	INC	HES	NOTES
L	MIN.	MAX.	MIN.	MAX.	E S
Α	2.18	2.39	.086	.094	
A1	0.89	1.14	.035	.045	
b	0.64	0.89	.025	.035	
ь1	0.65	0.79	.025	.031	6
ь2	0.76	1.14	.030	.045	
ь3	0.76	1.04	.030	.041	6
b4	4.95	5.46	.195	.215	4
С	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	6
c2	0.46	0.89	.018	.035	
D	5.97	6.22	.235	.245	3
D1	5.21	-	.205	-	4
Ε	6.35	6.73	.250	.265	3
E1	4.32	-	.170	-	4
е	2.29	BSC	.090	BSC	
L	8.89	9.65	.350	.380	
L1	1.91	2.29	.045	.090	
L2	0.89	1.27	.035	.050	4
L3	1.14	1.52	.045	.060	5
ø1	0,	15*	0,	15*	
ø2	25*	35*	25*	35*	

LEAD ASSIGNMENTS


HEXFET

- 1.- GATE 2.- DRAIN 3.- SOURCE
- 3.- SOURC 4.- DRAIN

I-Pak (TO-251AA) Part Marking Information


SECTION B-B & C-C


www.irf.com



Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/


D-Pak (TO-252AA) Tape & Reel Information Dimensions are shown in millimeters (inches)





NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Data and specifications subject to change without notice. This product has been designed for the Industrial market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.