

MOSFET

OptiMOS™ 5 Power-Transistor, 150 V

Features

- N-channel, normal level
- Very low on-resistance R_{DS(on)}
- Superior thermal resistance
- · Optimized design for double side cooling
- 100% avalanche tested
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21
- Very low reverse recovery charge (Q_{rr})


Product validation


Fully qualified according to JEDEC for Industrial Applications

Table 1 Key Performance Parameters

Parameter	Value	Unit
V_{DS}	150	V
$R_{\mathrm{DS(on),max}}$	6.32	mΩ
I_{D}	151	А
Q _{oss}	136	nC
Q_{G}	48	nC

PG-WHSON-8









Type/Ordering Code	Package	Marking	Related Links
IQD063N15NM5SC	PG-WHSON-8	JA	-

Public

OptiMOS™ 5 Power-Transistor, 150 V IQD063N15NM5SC



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	. 10
Revision History	. 12
Trademarks	. 12
Disclaimer	12



1 Maximum ratings

at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note/ Test Condition	
raiailletei	Symbol M		Тур.	Max.	Offic		
Continuous drain current ¹⁾	I_{D}	-	-	151 107 101 14.4	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =8 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =50 °C/W ²⁾	
Pulsed drain current ³⁾	I _{D,pulse}	-	-	604	А	<i>T</i> _C =25 °C	
Avalanche energy, single pulse ⁴⁾	E _{AS}	-	-	300	mJ	$I_{\rm D} = 50 \text{ A}, R_{\rm GS} = 25 \Omega$	
Gate source voltage	V_{GS}	-20	-	20	V	-	
Power dissipation	P_{tot}	-	-	333 3.0	W	$T_{\rm C}$ =25 °C $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =50 °C/W ²⁾	
Operating and storage temperature	$T_{\rm j}$, $T_{\rm stg}$	-55	-	175	°C	-	

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.

2 Thermal characteristics

Table 3 Thermal characteristics

Darameter	Symbol	Values			Unit	Note / Test Condition
Parameter	Symbol	Min.	Тур.	Мах.	Offic	Note/ Test Condition
Thermal resistance, junction - case, bottom	R_{thJC}	-	-	0.45	°C/W	-
Thermal resistance, junction - case, top	R_{thJC}	-	-	0.56	°C/W	-
Thermal resistance, junction - ambient, 6 cm ² cooling area ⁵⁾	$R_{ m thJA}$	-	-	50	°C/W	-

⁵⁾ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μm thick) copper area for source connection. PCB is vertical in still air.

²⁾ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μm thick) copper area for source connection. PCB is vertical in still air.

³⁾ See Diagram 3 for more detailed information

⁴⁾ See Diagram 13 for more detailed information



3 Electrical characteristics

at T_i =25 °C, unless otherwise specified

Table 4 Static characteristics

Parameter	Symbol		Values			Note / Took Condition	
rarameter	Syllibol	Min.	Тур.	Мах.	Unit	Note/ Test Condition	
Drain-source breakdown voltage	$V_{(BR)DSS}$	150	-	-	V	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	3.0	3.8	4.6	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 159 \mu{\rm A}$	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	$V_{\rm DS}$ =120 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C $V_{\rm DS}$ =120 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =125 °C	
Gate-source leakage current	I_{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	$R_{\mathrm{DS(on)}}$	-	5.1 5.6	6.32 7.08	mΩ	$V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A $V_{\rm GS}$ =8 V, $I_{\rm D}$ =25 A	
Gate resistance	R_{G}	-	0.89	-	Ω	-	
Transconductance	g_{fs}	45	89	-	S	$ V_{\rm DS} \ge 2 I_{\rm D} R_{\rm DS(on)max}, I_{\rm D}=50 \text{ A}$	

Table 5 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note/ Test Condition	
raiailletei	Syllibol	Min.	Тур. Мах.		Offic	Note/ Test Collaboration	
Input capacitance ⁶⁾	C _{iss}	-	3600	4700	pF	V _{GS} =0 V, V _{DS} =75 V, <i>f</i> =1 MHz	
Output capacitance ⁶⁾	C _{oss}	-	900	1200	pF	V _{GS} =0 V, V _{DS} =75 V, <i>f</i> =1 MHz	
Reverse transfer capacitance ⁶⁾	C _{rss}	-	21	37	pF	V _{GS} =0 V, V _{DS} =75 V, <i>f</i> =1 MHz	
Turn-on delay time	$t_{\sf d(on)}$	-	11	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.	
Rise time	t _r	-	5	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1. 6 Ω	
Turn-off delay time	$t_{\sf d(off)}$	-	14	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1. 6 Ω	
Fall time	t _f	_	4	-	ns	$V_{\rm DD}$ =75 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.	

⁶⁾ Defined by design. Not subject to production test.



Table 6 Gate charge characteristics 7)

Parameter	Cumbal	Values			Unit	Note / Test Condition	
raiailletei	Symbol Min.		Тур.	Мах.		Note/ Test Condition	
Gate to source charge	Q_{gs}	-	20	-	nC	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge at threshold	$Q_{\mathrm{g(th)}}$	-	14	-	nC	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V	
Gate to drain charge ⁸⁾	$Q_{ m gd}$	-	10	15	nC	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V	
Switching charge	$Q_{\rm sw}$	-	16	-	nC	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge total ⁸⁾	Q_{g}	-	48	60	nC	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V	
Gate plateau voltage	$V_{ m plateau}$	-	5.6	-	V	$V_{\rm DD}$ =75 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge total, sync. FET	$Q_{g(sync)}$	-	41	-	nC	$V_{\rm DS}$ =0.1 V, $V_{\rm GS}$ =0 to 10 V	
Output charge ⁸⁾	Q _{oss}	-	136	181	nC	V _{DS} =75 V, V _{GS} =0 V	

⁷⁾ See "Gate charge waveforms" for parameter definition

Table 7 Reverse diode


Parameter	Symbol	Values			Unit	Note / Test Condition	
raiametei	Symbol	Min.	Тур.	Мах.	Oilit	Note/ Test Condition	
Diode continuous forward current	Is	-	-	151	А	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	604	А	<i>T</i> _c =25 °C	
Diode forward voltage	$V_{\rm SD}$	-	0.83	1.0	V	$V_{\rm GS}$ =0 V, $I_{\rm F}$ =50 A, $T_{\rm j}$ =25 °C	
Reverse recovery time ⁹⁾	t _{rr}	-	49	98	ns	$V_{\rm R}$ =75 V, $I_{\rm F}$ =25 A, d $I_{\rm F}$ /d t =100 A/ μ s	
Reverse recovery charge ⁹⁾	$Q_{\rm rr}$	-	55	110	nC	$V_{\rm R}$ =75 V, $I_{\rm F}$ =25 A, d $I_{\rm F}$ /d t =100 A/ μ s	
Reverse recovery time ⁹⁾	t _{rr}	-	26	52	ns	$V_{\rm R}$ =75 V, $I_{\rm F}$ =50 A, d $I_{\rm F}$ /d t =1000 A/ μ s	
Reverse recovery charge ⁹⁾	$Q_{\rm rr}$	-	195	390	nC	$V_{\rm R}$ =75 V, $I_{\rm F}$ =50 A, d $I_{\rm F}$ /d t =1000 A/ μ s	


 $^{^{9)}}$ Defined by design. Not subject to production test.

⁸⁾ Defined by design. Not subject to production test.





4 Electrical characteristics diagrams






























5 Package Outlines



PACKAGE - GROUP NUMBER:	PG-WHS	ON-8-U02			
DIMENSIONS	MILLIM	ETERS	DIMENSIONS	MILLIN	IETERS
DIMENSIONS	MIN.	MAX.	DIMENSIONS	MIN.	MAX.
Α	0.55	0.75	е	1.	27
A1	0.00	0.05	L	0.50	0.70
b	0.32	0.52	L1	0.44	0.64
С	0.10	0.30	L2	1.00	1.20
D	5.00		aaa	0.05	
D1	4.13	4.33	bbb	0.	.08
D2	3.40	3.60	ccc	0.	10
D3	3.93	4.13			
E	6.	00			
E1	2.16	2.36			
E2	3.93	4.13			
E3	3.28	3.48			
E4	1.16	1.36			

NOTE: DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS

Figure 1 Outline PG-WHSON-8, dimensions in mm






Figure 2 Outline PG-WHSON-8, dimensions in mm



Revision History

IQD063N15NM5SC

Revision 2024-06-17, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2024-06-17	Release of final

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2024 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www. infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.