

## OptiMOS™-5 Power-Transistor





### Features

- OptiMOS™ power MOSFET for automotive applications
- N-channel – Enhancement mode – Normal Level
- Extended qualification beyond AEC-Q101
- Enhanced electrical testing
- Robust design
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- Green product (RoHS compliant)
- 100% Avalanche tested

### Product Summary

$V_{DS}$	80	V
$R_{DS(on)}$	1.2	mΩ
$I_D$	300	A

### PG-HDSOP-16-2



Type	Package	Marking
IAUS300N08S5N012T	<a href="#">PG-HDSOP-16-2</a>	5N08012

**Maximum ratings**, at  $T_j=25\text{ °C}$ , unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	$I_D$	$V_{GS}=10\text{ V}$ , Chip limitation <sup>1,2)</sup>	400	A
		$V_{GS}=10\text{ V}$ , DC current <sup>3)</sup>	300	
		$T_a=85\text{ °C}$ , $V_{GS}=10\text{ V}$ , $R_{thJA}$ on 2s2p <sup>2,4)</sup>	117	
Pulsed drain current <sup>2)</sup>	$I_{D,pulse}$	$T_C=25\text{ °C}$ , $t_p=100\text{ μs}$	1450	
Avalanche energy, single pulse <sup>2)</sup>	$E_{AS}$	$I_D=150\text{ A}$	817	mJ
Avalanche current, single pulse	$I_{AS}$	-	300	A
Gate source voltage	$V_{GS}$	-	±20	V
Power dissipation	$P_{tot}$	$T_C=25\text{ °C}$	375	W
Operating and storage temperature	$T_j$ , $T_{stg}$	-	-55 ... +175	°C
IEC climatic category; DIN IEC 68-1	-	-	55/175/56	

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	

### Thermal characteristics<sup>2)</sup>

Thermal resistance, junction - case	$R_{thJC}$	Top	-	-	0.4	K/W
		Bottom (Pin 1-7)	-	9	-	
		Bottom (Pin 9-16)	-	3	-	
Thermal resistance, junction - ambient <sup>4)</sup>	$R_{thJA}$	Top	-	2.8	-	
		Bottom (through PCB)	-	40	-	

### Electrical characteristics, at $T_j=25\text{ °C}$ , unless otherwise specified

#### Static characteristics

Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS}=0\text{ V}$ , $I_D=1\text{ mA}$	80	-	-	V
Gate threshold voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$ , $I_D=275\text{ }\mu\text{A}$	2.2	3	3.8	
Zero gate voltage drain current	$I_{DSS}$	$V_{DS}=80\text{ V}$ , $V_{GS}=0\text{ V}$ , $T_j=25\text{ °C}$	-	0.1	1	$\mu\text{A}$
		$V_{DS}=50\text{ V}$ , $V_{GS}=0\text{ V}$ , $T_j=85\text{ °C}^{2)}$	-	1	20	
Gate-source leakage current	$I_{GSS}$	$V_{GS}=20\text{ V}$ , $V_{DS}=0\text{ V}$	-	-	100	nA
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=6\text{ V}$ , $I_D=75\text{ A}$	-	1.4	1.8	m $\Omega$
		$V_{GS}=10\text{ V}$ , $I_D=100\text{ A}$	-	1.0	1.2	
Gate resistance <sup>2)</sup>	$R_G$	-	-	1.5	-	$\Omega$

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	

### Dynamic characteristics<sup>2)</sup>

Input capacitance	$C_{iss}$	$V_{GS}=0\text{ V}, V_{DS}=40\text{ V},$ $f=1\text{ MHz}$	-	12500	16250	pF
Output capacitance	$C_{oss}$		-	2000	2600	
Reverse transfer capacitance	$C_{rss}$		-	86	130	
Turn-on delay time	$t_{d(on)}$	$V_{DD}=40\text{ V}, V_{GS}=10\text{ V},$ $I_D=100\text{ A}, R_G=3.5\ \Omega$	-	31	-	ns
Rise time	$t_r$		-	19	-	
Turn-off delay time	$t_{d(off)}$		-	69	-	
Fall time	$t_f$		-	55	-	

### Gate Charge Characteristics<sup>2)</sup>

Gate to source charge	$Q_{gs}$	$V_{DD}=40\text{ V}, I_D=100\text{ A},$ $V_{GS}=0\text{ to }10\text{ V}$	-	56	73	nC
Gate to drain charge	$Q_{gd}$		-	37	56	
Gate charge total	$Q_g$		-	178	231	
Gate plateau voltage	$V_{plateau}$		-	4.5	-	V

### Reverse Diode

Diode continuous forward current <sup>2)</sup>	$I_S$	$T_C=25\text{ °C}$	-	-	300	A
Diode pulse current <sup>2)</sup>	$I_{S,pulse}$	$T_C=25\text{ °C}, t_p=100\ \mu\text{s}$	-	-	2300	
Diode forward voltage	$V_{SD}$	$V_{GS}=0\text{ V}, I_F=100\text{ A},$ $T_J=25\text{ °C}$	-	0.9	1.2	V
Reverse recovery time <sup>2)</sup>	$t_{rr}$	$V_R=40\text{ V}, I_F=50\text{ A},$ $di_F/dt=100\text{ A}/\mu\text{s}$	-	86	-	ns
Reverse recovery charge <sup>2)</sup>	$Q_{rr}$		-	177	-	nC

<sup>1)</sup> Practically the current is limited by the overall system design including the customer-specific PCB.


<sup>2)</sup> The parameter is not subject to production testing – specified by design.

<sup>3)</sup> Current is limited by the bondwires.

<sup>4)</sup> Device on a four-layer 2s2p FR4 PCB with topside cooling. Thermal insulation material is 100  $\mu\text{m}$  thick and has a conductivity of 0.7 W/mK. Top surface of heat sink is fixed at ambient temperature. Bottom surface of PCB is left at free convection. Values may vary depending on the customer-specific design.


### 1 Power dissipation

$$P_{\text{tot}} = f(T_C); V_{\text{GS}} \geq 6 \text{ V}$$



### 2 Drain current


$$I_D = f(T_C); V_{\text{GS}} \geq 6 \text{ V}$$



### 3 Safe operating area

$$I_D = f(V_{\text{DS}}); T_C = 25 \text{ °C}; D = 0$$


parameter:  $t_p$



### 4 Max. transient thermal impedance

$$Z_{\text{thJC}} = f(t_p)$$


parameter:  $D = t_p/T$



## 5 Typ. output characteristics

$$I_D = f(V_{DS}); T_j = 25^\circ\text{C}$$


parameter:  $V_{GS}$



## 6 Typ. drain-source on-state resistance

$$R_{DS(on)} = f(I_D); T_j = 25^\circ\text{C}$$


parameter:  $V_{GS}$



## 7 Typ. transfer characteristics

$$I_D = f(V_{GS}); V_{DS} = 6\text{ V}$$


parameter:  $T_j$



## 8 Typ. drain-source on-state resistance

$$R_{DS(on)} = f(T_j)$$


parameter:  $I_D, V_{GS}$



## 9 Typ. gate threshold voltage


$$V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$$

parameter:  $I_D$



## 10 Typ. capacitances


$$C = f(V_{DS}); V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$$



## 11 Typical forward diode characteristics

$$I_F = f(V_{SD})$$


parameter:  $T_j$



## 12 Typ. avalanche characteristics

$$I_{AS} = f(t_{AV})$$


parameter:  $T_{j(start)}$



### 13 Typical avalanche energy


$$E_{AS} = f(T_j)$$

parameter:  $I_D$



### 14 Drain-source breakdown voltage


$$V_{BR(DSS)} = f(T_j); I_{D\_typ} = 1 \text{ mA}$$




### 15 Typ. gate charge

$$V_{GS} = f(Q_{gate}); I_D = 100 \text{ A pulsed}$$

parameter:  $V_{DD}$



### 16 Gate charge waveforms



Technical drawing of the 16-pin connector showing three views: Front View, Side View, and Bottom View.

**Front View:** Shows the connector with 16 pins. Dimensions include:
 

- Overall width:  $9.9 \pm 0.2$
- Pin pitch:  $0.5$  (14x) and  $1.2$
- Pin 1 Marking: Indicated by a circle and the number 1.
- Heatsink: Indicated by a label and a line pointing to the central rectangular area.
- Overall height:  $10.1^{+0.2}_{-0.1}$
- Pin height:  $2.45$
- Pin 16: Indicated by the number 16 at the top right.
- Pin 9: Indicated by the number 9 at the top left.
- Pin 8: Indicated by the number 8 at the bottom right.
- Pin 1: Indicated by the number 1 at the bottom left.

**Side View:** Shows the profile of the connector. Dimensions include:
 

- Overall height:  $15 \pm 0.20$
- Pin height:  $1.5$
- Pin 16: Indicated by the number 16 at the top right.
- Pin 9: Indicated by the number 9 at the top left.
- Pin 8: Indicated by the number 8 at the bottom right.
- Pin 1: Indicated by the number 1 at the bottom left.
- Stand Off:  $0.01 \dots 0.16$  Max
- Pin 1 Marking: Indicated by a circle and the number 1.
- Pin 16: Indicated by the number 16 at the top right.
- Pin 9: Indicated by the number 9 at the top left.
- Pin 8: Indicated by the number 8 at the bottom right.
- Pin 1: Indicated by the number 1 at the bottom left.

**Bottom View:** Shows the underside of the connector. Dimensions include:
 

- Overall width:  $9.27$
- Pin pitch:  $0.7$
- Pin 16: Indicated by the number 16 at the top right.
- Pin 9: Indicated by the number 9 at the top left.
- Pin 8: Indicated by the number 8 at the bottom right.
- Pin 1: Indicated by the number 1 at the bottom left.
- Pin 1 Marking: Indicated by a circle and the number 1.
- Pin 16: Indicated by the number 16 at the top right.
- Pin 9: Indicated by the number 9 at the top left.
- Pin 8: Indicated by the number 8 at the bottom right.
- Pin 1: Indicated by the number 1 at the bottom left.

Figure 1: Dimensions of the PCB layout. The figure includes a top-down view of the PCB layout and two detailed views of the solder mask and stencil apertures. The top-down view shows a central copper pad (7.187 x 7.187) surrounded by a solder mask clearance (0.6). The layout is defined by dimensions 10.2, 1.75, 7.187, 1.2, 14x, 0.8, 16x, 3.375, and 16x. The detailed views show the solder mask (0.8, 16x) and stencil apertures (0.6, 1.2, 14x).



**Published by**  
**Infineon Technologies AG**  
**81726 Munich, Germany**

**© Infineon Technologies AG 2020**  
**All Rights Reserved.**

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### **Information**

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### **Warnings**

Due to technical requirements, components may contain dangerous substances.

For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life.

If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

---

Revision History

Version	Date	Changes
Version 1.0	01.10.2020	Final Datasheet