




Automotive-grade N-channel 650 V, 33 mΩ typ., 72 A MDmesh DM6 Power MOSFET in a TO-247 long leads package

TO-247 long leads



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	
STWA68N65DM6AG	650 V	39 mΩ	72 A	

- AEC-Q101 qualified
- Fast-recovery body diode
- Lower R_{DS(on)} per area vs previous generation
- Low gate charge, input capacitance and resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

Switching applications





Product status link

STWA68N65DM6AG

Product summary			
Order code STWA68N65DM6AG			
Marking 68N65DM6AG			
Package TO-247 long leads			
Packing Tube			

Description

This high-voltage N-channel Power MOSFET is part of the MDmesh DM6 fast-recovery diode series. Compared with the previous MDmesh fast generation, DM6 combines very low recovery charge (Q_{rr}), recovery time (t_{rr}) and excellent improvement in $R_{DS(on)}$ per area with one of the most effective switching behaviors available in the market for the most demanding high-efficiency bridge topologies and ZVS phase-shift converters.



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±25	V
I-	Drain current (continuous) at T _C = 25 °C	72	
Ι _D	Drain current (continuous) at T _C = 100 °C	46	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	280	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	480	W
dv/dt (2)	Peak diode recovery voltage slope	100	V/ns
di/dt (2)	Peak diode recovery current slope	1000	A/µs
dv/dt (3)	MOSFET dv/dt ruggedness	100	V/ns
T _{stg}	Storage temperature range	55 to 150	°C
TJ	Operating junction temperature range	-55 to 150	°C

^{1.} Pulse width limited by safe operating area.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.26	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _J max.)	9	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$)	1.9	J

DS13422 - Rev 2 page 2/12

^{2.} $I_{SD} \le 72 \; A, \; V_{DS} \; (peak) < V_{(BR)DSS}, \; V_{DD} = 400 \; V.$

 $^{3. \}quad V_{DS} \leq 520 \ V.$



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified.

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	650			V
lana	Zoro goto voltago drain aurrent	V _{GS} = 0 V, V _{DS} = 650 V			10	μА
I _{DSS}	Zero gate voltage drain current	V_{GS} = 0 V, V_{DS} = 650 V, T_{C} = 125 °C ⁽¹⁾			300	
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.25	4	4.75	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 36 A		33	39	mΩ

^{1.} Specified by design, not tested in production.

Table 5. Dynamic characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	5900	-	
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	260	-	
C _{rss}	Reverse transfer capacitance	V _{DS} = 0 to 520 V, V _{GS} = 0 V	-	2.6	-	pF
Coss eq. (1)	Equivalent output capacitance		-	867	-	
Rg	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A		1.4	-	Ω
Qg	Total gate charge	V_{DD} = 520 V, I_D = 72 A, V_{GS} = 0 to 10 V (see Figure 14. Test circuit for gate	-	118	-	
Q _{gs}	Gate-source charge		-	37	-	nC
Q _{gd}	Gate-drain charge	charge behavior)	-	48	-	

^{1.} $C_{\text{oss eq}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 325 V, I _D = 36 A,	-	34	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	53	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times and	-	92	-	ns
t _f	Fall time	Figure 18. Switching time waveform)	-	10	-	ns

DS13422 - Rev 2 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		72	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		280	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 72 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 72 A, di/dt = 100 A/μs, V _{DD} = 60 V	-	142	-	ns
Q _{rr}	Reverse recovery charge	(see Figure 15. Test circuit for inductive	-	0.9	-	μC
I _{RRM}	Reverse recovery current	load switching and diode recovery times)	-	10.6	-	Α
t _{rr}	Reverse recovery time	I _{SD} = 72 A, di/dt = 100 A/μs,	-	310	-	ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _J = 150 °C	-	4.5	-	μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	26	-	Α

- 1. Pulse width is limited by safe operating area.
- 2. Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%.

DS13422 - Rev 2 page 4/12



2.1 Electrical characteristics (curves)

Figure 1. Safe operating area GADG200720201639SOA I_D (A) t_p =1μs 10² t_p =10μs 10 ¹ -V_{(BR)DSS} R_{DS(on)} max. t_o =100μs 10 $t_p = 1 ms$ T_C = 25 °C 10 -1 T_J ≤ 150 °C V_{GS}=10 V t_p =10ms single pulse 10 -2 $\vec{V}_{DS}(V)$ 10 10 º 10 ¹ 10 ²

Figure 2. Maximum transient thermal impedance Z_{thJ-C} (°C/W) GADG200720201038ZTH duty=0.5 10 -1 0.3 0.1 0.05 10 -2 R_{thJ-C} = 0.26 °C/W duty = t_{on} / T Single pulse 10 -3 10 -5 10 -4 10 -1 $\overline{t_p}$ (s)

Figure 3. Typical output characteristics

(A)

250

V_{GS} = 9, 10 V

200


150


V_{GS} = 9, 10 V


V_{GS} = 7 V

V_{GS} = 6 V

V_{SS} = 6 V







DS13422 - Rev 2 page 5/12



Figure 7. Typical capacitance characteristics




Figure 8. Typical output capacitance stored energy




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized on-resistance vs temperature




Figure 11. Normalized breakdown voltage vs temperature






Figure 12. Typical reverse diode forward characteristics



DS13422 - Rev 2 page 6/12



3 Test circuits







Figure 15. Test circuit for inductive load switching and diode recovery times



AM01470v1

Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS13422 - Rev 2 page 7/12




4 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-247 long leads package information

Figure 19. TO-247 long leads package outline



BACK VIEW

8463846_6

DS13422 - Rev 2 page 8/12



Table 8. TO-247 long leads package mechanical data

Dim.	mm				
Dilli.	Min.	Тур.	Max.		
Α	4.90	5.00	5.10		
A1	2.31	2.41	2.51		
A2	1.90	2.00	2.10		
b	1.16		1.26		
b2			3.25		
b3			2.25		
С	0.59		0.66		
D	20.90	21.00	21.10		
E	15.70	15.80	15.90		
E2	4.90	5.00	5.10		
E3	2.40	2.50	2.60		
е	5.34	5.44	5.54		
L	19.80	19.92	20.10		
L1			4.30		
M	0.35		0.95		
Р	3.50	3.60	3.70		
Q	5.60		6.00		
S	6.05	6.15	6.25		
aaa		0.04	0.10		

DS13422 - Rev 2 page 9/12



Revision history

Table 9. Document revision history

Date	Version	Changes
27-Jul-2020	1	First release.
14-Mar-2025	2	Updated Section 4.1: TO-247 long leads package information.
	_	Minor text changes.

DS13422 - Rev 2 page 10/12





Contents

1	Elec	trical ratings	2
2	Elec	ctrical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	kage information	8
	4.1	TO-247 long leads package information	8
Rev	/ision	history	.10

DS13422 - Rev 2 page 11/12



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS13422 - Rev 2 page 12/12