

## **SIC MOSFET**

### CoolSiC™ MOSFET 650 V G2

Built on Infineon's robust 2<sup>nd</sup> generation Silicon Carbide trench technology, the 650 V CoolSiC™ MOSFET delivers unparalleled performance, superior reliability, and great ease of use. It enables cost effective, highly efficient, and simplified designs to fulfill the ever-growing system and market needs.

### **Features**

- Ultra-low switching losses
- Benchmark gate threshold voltage,  $V_{GS(th)} = 4.5 \text{ V}$
- Robust against parasitic turn-on even with 0 V turn-off gate voltage
- Flexible driving voltage and compatible with bipolar driving scheme
- Robust body diode operation under hard commutation events
- .XT interconnection technology for best-in-class thermal performance

### **Benefits**

- · Enables high efficiency and high power density designs
- Facilitates great ease of use and integration
- Provides the best price performance ratio compared to Industry's most ambitious roadmaps
- · Reduces the size, weight and bill of materials of the systems
- Enhances system robustness and reliability

## Potential applications

- SMPS
- Solar PV inverters
- · Energy storage and battery formation
- UPS
- EV charging infrastructure
- Motor drives

### **Product validation**

Fully qualified according to JEDEC for Industrial Applications

Please note: The source and driver source pins are not exchangeable. Their exchange might lead to malfunction.


Table 1 Key performance parameters

Parameter	Value	Unit
$V_{\rm DSS}$ over full $T_{\rm j,range}$	650	V
$R_{\mathrm{DS(on),typ}}$	60	mΩ
R <sub>DS(on),max</sub>	73	mΩ
$Q_{G,typ}$	19	nC
$I_{\rm D,pulse}$	96	А
Q <sub>oss</sub> @ 400 V	36	nC
E <sub>oss</sub> @ 400 V	4.8	μЈ

Part number	Package	Marking	Related links
IMZA65R060M2H	PG-TO247-4	65R060M2	see Appendix A









### Public

# CoolSiC™ MOSFET 650 V G2 IMZA65R060M2H



# Table of contents

Description	
Maximum ratings	
Thermal characteristics	
Operating range	
Electrical characteristics	
Electrical characteristics diagrams	
Test circuits	
Package outlines	
Appendix A	
Revision history	
Trademarks	
Disclaimer	



# 1 Maximum ratings

at  $T_i = 25$ °C, unless otherwise specified.

Note: for optimum lifetime and reliability, Infineon recommends operating conditions that do not exceed 80% of the maximum ratings stated in this datasheet.

Table 2 Maximum ratings

Parameter	Cymphal		Values		l lmit	Note / Test condition
raiailletei	Symbol	Min.	Тур.	Max.	Joint	Note / Test condition
Continuous DC dusin suggest 1)	,			32.8	A	$T_{\rm c}$ = 25°C
Continuous DC drain current 1)	I <sub>DDC</sub>	-	-	23.3		$T_{\rm c} = 100$ °C
Peak drain current <sup>2)</sup>	I <sub>DM</sub>	-	-	96	А	$T_{\rm c} = 25^{\circ} \text{C}, \ V_{\rm GS} = 18 \text{ V}$
Avalanche energy, single pulse	$E_{AS}$			89	mı	/ = 2.2 A // = 50 // see table 11
Avalanche energy, repetitive	$E_{AR}$	]	-	0.44	- mJ	I <sub>D</sub> = 3.3 A, V <sub>DD</sub> = 50 V; see table 11
Avalanche current, single pulse	I <sub>AS</sub>	-	-	3.3	Α	-
MOSFET dv/dt ruggedness	dv/dt	-	-	200	V/ns	V <sub>DS</sub> = 0400 V
Gate source voltage (static) 3)	$V_{GS}$	-7	-	23	V	-
Gate source voltage (transient)	$V_{\rm GS}$	-10	-	25	V	t <sub>p</sub> ≤ 500 ns, duty cycle ≤ 1%
Power dissipation	$P_{\text{tot}}$	-	-	130	W	$T_{\rm c} = 25^{\circ}\text{C}$
Storage temperature	$T_{\rm stg}$	55		150	- °C	
Operating junction temperature	$T_{\rm j}$	-55	-	175		-
Mounting torque	-	-	-	60	Ncm	M3 and M3.5 screws
C	,			32.8	A	$V_{\rm GS} = 18  \text{V},  T_{\rm c} = 25  ^{\circ} \text{C}$
Continuous reverse drain current 1)	I <sub>SDC</sub>	-	-	23.0	] ^	$V_{\rm GS} = 0 \text{ V}, T_{\rm c} = 25^{\circ}\text{C}$
Peak reverse drain current <sup>2)</sup>	,			96	A	$T_{\rm c}$ = 25°C, $t_{\rm p} \le$ 250 ns
Peak reverse drain current 27	I <sub>SM</sub>	-	-	28.9	] ^	$T_{\rm c}$ = 25°C
Insulation withstand voltage	V <sub>ISO</sub>		-	n.a.	V	$V_{\rm rms}$ , $T_{\rm c} = 25^{\circ}$ C, $t = 1$ min

<sup>1)</sup> Limited by  $T_{j,max}$ .

<sup>&</sup>lt;sup>2)</sup> Pulse width  $t_{\rm pulse}$  limited by  $T_{\rm j,max}$ .

<sup>3)</sup> The maximum gate-source voltage in the application design should be in accordance to IPC-9592B.



# 2 Thermal characteristics

### Table 3 Thermal characteristics

Downwater	Symbol		Values		Linit	Note / Test condition	
Parameter	Symbol	Min.	Тур.	Max.			
Thermal resistance, junction - case	$R_{th(j-c)}$	-	-	1.15	°C/W	Not subject to production test. Parameter verified by design/characterization according to JESD51-14.	
Soldering temperature, wavesoldering only allowed at leads	$T_{\rm sold}$	-	-	260	°C	1.6 mm (0.063 in.) from case for 10 s	



# 3 Operating range

## Table 4 Operating range

Parameter	Symbol	Values			Linit	Note / Test condition	
Parameter	Syllibot	Min.	Тур.	Max.	Onic	Note / Test condition	
Recommended turn-on voltage	$V_{\rm GS(on)}$		18		\/		
Recommended turn-off voltage	$V_{\rm GS(off)}$	]-	0	_	V	<del>-</del>	



### **Electrical characteristics**

at  $T_i = 25$ °C, unless otherwise specified

Table 5 Static characteristics

Davamakar	Cymphol	Values			I Imit	Note / Test condition	
Parameter	Symbol	Min.	Тур.	Max.		Note / Test condition	
Drain-source voltage	$V_{\rm DSS}$	650	-	-	V	$V_{\rm GS} = 0 \text{ V}, I_{\rm D} = 0.31 \text{ mA}$	
Gate threshold voltage <sup>4)</sup>	$V_{\rm GS(th)}$	3.5	4.5	5.6	٧	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 3.1 \rm mA$	
Zero gate voltage drain current	,		1	75	μΑ	$V_{\rm DS} = 650 \rm V, \ V_{\rm GS} = 0 \rm V, \ T_{\rm j} = 25 \rm ^{\circ}C$	
	I <sub>DSS</sub>	-	3	-	μΑ	$V_{\rm DS} = 650 \rm V, \ V_{\rm GS} = 0 \rm V, \ T_{\rm j} = 175 ^{\circ}\rm C$	
Gate-source leakage current	$I_{\rm GSS}$	-	-	100	nA	$V_{\rm GS} = 20  \text{V},  V_{\rm DS} = 0  \text{V}$	
			78	-		$V_{GS} = 15 \text{ V}, I_D = 15.4 \text{ A}, T_j = 25^{\circ}\text{C}$	
Drain-source on-state resistance	D		60	73	mΩ	$V_{GS} = 18 \text{ V}, I_D = 15.4 \text{ A}, T_j = 25^{\circ}\text{C}$	
Drain-Source on-State resistance	$R_{DS(on)}$		55	-	11122	$V_{GS} = 20 \text{ V}, I_D = 15.4 \text{ A}, T_j = 25^{\circ}\text{C}$	
			98	-		$V_{GS} = 18 \text{ V}, I_D = 15.4 \text{ A}, T_j = 175 ^{\circ}\text{C}$	
Internal gate resistance	$R_{G,int}$	-	5.1	_	Ω	<i>f</i> =1 MHz	

 $<sup>^{4)}</sup>$  Tested after 1 ms pulse at  $V_{GS}$  = +20 V. "Linear mode" operation is not recommended. For assessment of potential "linear mode" mode" operation, please contact Infineon sales office.

#### **Dynamic characteristics** Table 6

External parasitic elements (PCB layout) influence switching behavior significantly. Stray inductances and coupling capacitances must be minimized. For layout recommendations please use provided application notes or contact Infineon sales office.

Davamatar	Cymphol		Values		l lait	Note / Test condition	
Parameter	Symbol	Min.	Тур.	Max.	Onit		
Input capacitance	C <sub>iss</sub>		669	-			
Reverse transfer capacitance	C <sub>rss</sub>	]-	4.1	-	pF	$V_{GS} = 0 \text{ V}, V_{DS} = 400 \text{ V}, f = 250 \text{ kHz}$	
Output capacitance 5)	C <sub>oss</sub>		50	65			
Output charge <sup>5)</sup>	$Q_{\rm oss}$	-	36	47	nC	calculation based on C <sub>oss</sub>	
Effective output capacitance, energy related <sup>6)</sup>	$C_{ m o(er)}$	-	60	-	pF	$V_{GS} = 0 \text{ V},$ $V_{DS} = 0400 \text{ V}$	
Effective output capacitance, time related <sup>7)</sup>	$C_{ m o(tr)}$	-	89	-	pF	$I_{\rm D}$ = constant, $V_{\rm GS}$ = 0 V, $V_{\rm DS}$ = 0 400 V	
Turn-on delay time	$t_{d(on)}$		6.3				
Rise time	t <sub>r</sub>		5.6			$V_{\rm DD} = 400 \text{ V}, \ V_{\rm GS} = 0/18 \text{ V}, \ I_{\rm D} = 15.4 \text{ A}, \ R_{\rm G,ext} = 1.8 \ \Omega;$ see table 10	
Turn-off delay time	$t_{\sf d(off)}$	]	13.7	-	ns		
Fall time	t <sub>f</sub>		4.8				



#### **Dynamic characteristics** Table 6

External parasitic elements (PCB layout) influence switching behavior significantly. Stray inductances and coupling capacitances must be minimized.
For layout recommendations please use provided application notes or contact Infineon sales office.

Darameter	Symbol	Values			Linit	Note / Test condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test condition	
Turn-ON switching losses <sup>8)</sup>	E <sub>on</sub>		26				
Turn-OFF switching losses <sup>8)</sup>	$E_{\rm off}$	-	13	-	μJ	$\mu J$ $V_{DD} = 400 \text{ V}, V_{GS} = 0/18 \text{ V}, V_{D} = 15.4 \text{ A}, R_{G,\text{ext}} = 1.8 \Omega$	
Total switching losses <sup>8)</sup>	E <sub>tot</sub>		39			7 <sub>D</sub> 2017, 1, 1 <sub>G,ext</sub> 110 12	

Maximum specification is defined by calculated six sigma upper confidence bound.

Table 7 **Gate charge characteristics** 

Darameter	Symbol	Values			Linit	Note / Test condition	
Parameter	Syllibot	Min.	Тур.	Max.	Oilit	Note / Test condition	
Plateau gate to source charge	$Q_{GS(pl)}$		4.8				
Gate to drain charge	$Q_{GD}$	-	3.5	-	nC	$V_{\rm DD} = 400 \text{ V}, I_{\rm D} = 15.4 \text{ A},$ $V_{\rm GS} = 0 \text{ to } 18 \text{ V}$	
Total gate charge	$Q_{G}$		19			VGS 0 to 10 v	

#### Reverse diode characteristics Table 8

Parameter	Symbol	Values			Linit	Note / Test condition	
raiailletei	Syllibol	Min.	Тур.	Max.		Note / Test condition	
Drain-source reverse voltage	$V_{\rm SD}$	-	4.3	-	V	$V_{GS} = 0 \text{ V}, I_S = 15.4 \text{ A}, T_j = 25^{\circ}\text{C}$	
MOSFET forward recovery time	<i>+</i>		9.3			$V_{DD} = 400 \text{ V}, I_{S} = 15.4 \text{ A},$ d $i_{S}/\text{d}t = 1000 \text{ A/}\mu\text{s}$ ; see table 9	
	t <sub>fr</sub>	5.1		ns	$V_{DD} = 400 \text{ V}, I_{S} = 15.4 \text{ A},$ d $i_{S}/dt = 4000 \text{ A/}\mu\text{s}$ ; see table 9		
MOSFET forward recovery charge <sup>9)</sup>	$Q_{ m fr}$	-	38		nC	$V_{DD} = 400 \text{ V}, I_{S} = 15.4 \text{ A},$ d $i_{S}/\text{d}t = 1000 \text{ A/}\mu\text{s}$ ; see table 9	
			50		l lic	$V_{DD} = 400 \text{ V}, I_{S} = 15.4 \text{ A},$ d $i_{S}/dt = 4000 \text{ A/}\mu\text{s}$ ; see table 9	
MOSFET peak forward recovery current	$I_{ m frm}$	-	8.2		A	$V_{DD} = 400 \text{ V}, I_{S} = 15.4 \text{ A},$ d $i_{S}/dt = 1000 \text{ A/}\mu\text{s}$ ; see table 9	
			19.7	-	A	$V_{DD} = 400 \text{ V}, I_{S} = 15.4 \text{ A},$ d $i_{S}/\text{d}t = 4000 \text{ A/}\mu\text{s}$ ; see table 9	

 $Q_{\rm fr}$  includes  $Q_{\rm oss}$ .


 $C_{
m o(er)}$  is a fixed capacitance that gives the same stored energy as  $C_{
m oss}$  while  $V_{
m DS}$  is rising from 0 to 400 V.


 $C_{\rm o(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{\rm oss}$  while  $V_{\rm DS}$  is rising from 0 to 400 V.

<sup>8)</sup> Values for 4-pin configuration based on PG-HDSOP-16 measurements; MOSFET used in half-bridge configuration without external diode.





# 5 Electrical characteristics diagrams





































## 6 Test circuits

Table 9 Body diode characteristics




Table 10 Switching times




Table 11 Unclamped inductive load





# 7 Package outlines



NOTES:
DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS

PACKAGE - GROUP NUMBER:	PG-TO2	47-4-U02	]		
DIMENSIONS	MILLIM	ETERS	DIMENSIONS	MILLIM	ETERS
DIMENSIONS	MIN.	MAX.	DIMENSIONS	MIN.	MAX.
Α	4.90	5.10	E	15.70	15.90
A1	2.31	2.51	E1	13.10	13.50
A2	1.90	2.10	E2	2.40	2.60
A3	0.05	0.25	е	e 5.08	
b	1.10	1.30	e1	2.	79
b1	0.65	0.79	e2	2.	54
b2		0.20	N	4	
b3	1.34	1.44	L	19.80	20.10
С	0.58	0.66	øΡ	3.50	3.70
D	20.90	21.10	øP1	7.00	7.40
D1	16.25	16.85	øP2	2.40	2.60
D2	1.05	1.35	Q	5.60	6.00
D3	24.97	25.27	S	6.	15
D4	4.90	5.10	Т	9.80	10.20
			U	6.00	6.40

Figure 1 Outline PG-TO247-4, dimensions in mm



# 8 Appendix A

### Table 12 Related links

- IFX CoolSiC CoolSiC™ MOSFET 650 V G2 Webpage
- IFX CoolSiC CoolSiC™ MOSFET 650 V G2 Application Note
- IFX CoolSiC CoolSiC™ MOSFET 650 V G2 Simulation Model
- IFX Design tools

### **Public**

# CoolSiC™ MOSFET 650 V G2 IMZA65R060M2H



## **Revision history**

IMZA65R060M2H

### Revision 2025-03-17, Rev. 2.2

Previous revisions

Revision	Date	Subjects (major changes since last revision)
2.0	2024-09-24	Release of final
2.1	2024-11-20	update of reverse diode characteristics
2.2	2025-03-17	Revision of reverse diode characteristics

#### **Public**

# CoolSiC™ MOSFET 650 V G2

### IMZA65R060M2H



#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2025 Infineon Technologies AG All Rights Reserved.

#### Important notice

The products which may also include samples and may be comprised of hardware or software or both ("Product") are sold or provided and delivered by Infineon Technologies AG and its affiliates ("Infineon") subject to the terms and conditions of the frame supply contract or other written agreement(s) executed by a customer and Infineon or, in the absence of the foregoing, the applicable Sales Conditions of Infineon. General terms and conditions of a customer or deviations from applicable Sales Conditions of Infineon shall only be binding for Infineon if and to the extent Infineon has given its express written consent.

For the avoidance of doubt, Infineon disclaims all warranties of non-infringement of third-party rights and implied warranties such as warranties of fitness for a specific use/purpose or merchantability.

Infineon shall not be responsible for any information with respect to samples, the application or customer's specific use of any Product or for any examples or typical values given in this document.

The data contained in this document is exclusively intended for technically qualified and skilled customer representatives. It is the responsibility of the customer to evaluate the suitability of the Product for the intended application and the customer's specific use and to verify all relevant technical data contained in this document in the intended application and the customer's specific use. The customer is responsible for properly designing, programming, and testing the functionality and safety of the intended application, as well as complying with any legal requirements related to its use.

Unless otherwise explicitly approved by Infineon, Products may not be used in any application where a failure of the Product or any consequences of the use thereof can reasonably be expected to result in personal injury. However, the foregoing shall not prevent the customer from using any Product in such fields of use that Infineon has explicitly designed and sold it for, provided that the overall responsibility for the application lies with the customer.

#### If the Product includes security features:

Because no computing device can be absolutely secure, and despite security measures implemented in the Product, Infineon does not guarantee that the Product will be free from intrusion, data theft or loss, or other breaches ("Security Breaches"), and Infineon shall have no liability arising out of any Security Breaches.

### If this document includes or references software:

The software is owned by Infineon under the intellectual property laws and treaties of the United States, Germany, and other countries worldwide. All rights reserved. Therefore, you may use the software only as provided in the software license agreement accompanying the software. If no software license agreement applies, Infineon hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) under its intellectual property rights in the software (a) for software provided in source code form, to modify and reproduce the software solely for use with Infineon hardware products, only internally within your organization, and (b) to distribute the software in binary code form externally to end users, solely for use on Infineon hardware products. Any other use, reproduction, modification, translation, or compilation of the software is prohibited.

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www. infineon.com).