

### STW56N60DM2

# N-channel 600 V, 0.052 Ω typ., 50 A MDmesh™ DM2 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>	
STW56N60DM2	600 V	0.060 Ω	50 A	360 W	

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

### **Applications**

Switching applications

#### Description

This high voltage N-channel Power MOSFET is part of the MDmesh<sup>TM</sup> DM2 fast recovery diode series. It offers very low recovery charge ( $Q_{rr}$ ) and time ( $t_{rr}$ ) combined with low  $R_{DS(on)}$ , rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STW56N60DM2	56N60DM2	TO-247	Tube

Contents STW56N60DM2

## **Contents**

1	Electric	al ratings	3
		cal characteristics	
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	9
	4.1	TO-247 package information	9
5	Revisio	n history	11

STW56N60DM2 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	±25	V
I_	Drain current (continuous) at T <sub>case</sub> = 25 °C	50	۸
I <sub>D</sub>	Drain current (continuous) at T <sub>case</sub> = 100 °C	31	A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	200	А
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	360	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	50	V/ns
dv/dt <sup>(3)</sup>	dv/dt <sup>(3)</sup> MOSFET dv/dt ruggedness		V/IIS
T <sub>stg</sub>	Storage temperature		°C
T <sub>j</sub> Operating junction temperature		-55 to 150	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.35	90044
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	50	°C/W

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AS</sub> <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	12	Α
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	800	mJ

#### Notes:

 $<sup>^{\</sup>left(1\right)}$  Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$   $I_{SD} \leq$  50 A, di/dt=900 A/µs;  $V_{DS}$  peak <  $V_{(BR)DSS},~V_{DD}$  = 400 V.

 $<sup>^{(3)}</sup>$  V<sub>DS</sub>  $\leq 480$  V.

 $<sup>^{(1)}</sup>$  Pulse width limited by  $T_{jmax}$ .

 $<sup>^{(2)}</sup>$  starting  $T_j = 25~^{\circ}C,~I_D = I_{AS},~V_{DD} = 50~V.$ 

Electrical characteristics STW56N60DM2

### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			٧
Zono mato valta na dunia	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			10		
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}$			100	μA
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±5	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	>
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 25 A		0.052	0.060	Ω

**Table 6: Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		•	4100	•	
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	-	190	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	3.2	-	Pi
Coss eq.	Equivalent output capacitance	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V	-	325	-	pF
$R_{G}$	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	4.2	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 50 A,	-	90	-	
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V (see <i>Figure 15</i> :	-	18	-	nC
$Q_{gd}$	Gate-drain charge	"Gate charge test circuit")	-	44	-	

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 25 \text{ A}$	•	24	1	
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ (see Figure 14: "Switching times test circuit	ı	60	ı	
t <sub>d(off)</sub>	Turn-off delay time	for resistive load" and	-	130	-	ns
t <sub>f</sub>	Fall time	Figure 19: "Switching time waveform")	-	12	-	


Table 8: Source-drain diode


Symbo I	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		•		50	Α
I <sub>SDM</sub>	Source-drain current (pulsed)		-		200	Α
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	$V_{GS} = 0 \text{ V}, I_{SD} = 50 \text{ A}$	•		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 50 A,	-	140		ns
Qrr	Reverse recovery charge	di/dt = 100 A/ $\mu$ s, $V_{DD}$ = 60 V (see <i>Figure 16</i> :	-	0.7		μC
I <sub>RRM</sub>	Reverse recovery current	"Test circuit for inductive load switching and diode recovery times")	1	10.6		А
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 50 A,	-	245		ns
Q <sub>rr</sub>	Reverse recovery charge	di/dt = 100 A/μs, V <sub>DD</sub> = 60 V, T <sub>i</sub> = 150 °C	-	2.6		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	21		А


#### Notes:


 $<sup>^{(1)}</sup>$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.


## 2.1 Electrical characteristics (curves)

















Figure 10: Normalized on-resistance vs temperature

R<sub>DS(on)</sub> GIPG220515FQ6BWRON
(norm.)

2.2

1.8


1.4


1.0


0.6

0.2

-75
-25
25
75
125
T<sub>j</sub> (°C)









Test circuits STW56N60DM2

### 3 Test circuits








Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit

VD

VD


VD


VD

D.U.T.

AM01471v1

Figure 18: Unclamped inductive waveform





## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 TO-247 package information




Figure 20: TO-247 package outline

Table 9: TO-247 package mechanical data

Dim	·	mm.	
Dim.	Min.	Тур.	Max.
А	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

STW56N60DM2 Revision history

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
08-Oct-2014	1	First release.
09-Jun-2015	2	Text and formatting changes throughout document. On cover page: - updated title description and features In Section 1 Electrcial ratings: - updated Table 2. Absolute maximum ratings - updated Table 4. Avalanche characteristics In Section 2 Electrical characteristics: - updated and renamed Table 5. Static (was On /off states) - updated Table 6. Dynamic - updated Table 7. Switching times - updated Table 8. Source drain diode Added Section 2.1 Electrical characteristics (curves)
15-Jun-2015	3	Datasheet promoted from preliminary data to production data

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

