

AOT270AL/AOB270AL

75V N-Channel MOSFET

General Description

The AOT270AL/AOB270AL uses Trench MOSFET technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{\text{DS(ON)}},$ Ciss and Coss. This device is ideal for boost converters and synchronous rectifiers for consumer, telecom, industrial power supplies and LED backlighting.


Product Summary

 $\begin{array}{c} V_{DS} & 75 V \\ I_{D} \; (at \; V_{GS} \!\!=\! \! 10 V) & 140 A \end{array}$

$$\begin{split} R_{DS(ON)} & (\text{at V}_{GS} \!\!=\!\! 10\text{V}) & < 2.6 \text{m}\Omega \quad (< 2.4 \text{m}\Omega^*) \\ R_{DS(ON)} & (\text{at V}_{GS} \!\!=\!\! 6\text{V}) & < 3.2 \text{m}\Omega \quad (< 3.0 \text{m}\Omega^*) \end{split}$$


100% UIS Tested 100% R_g Tested







Bottom View



Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	75	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain	T _C =25℃		140		
Current ^G	T _C =100℃	ID	110	Α	
Pulsed Drain Current ^C		I _{DM}	560		
Continuous Drain Current	T _A =25℃		21.5	^	
	T _A =70℃	DSM	17	A	
Avalanche Current ^C		I _{AS}	120	Α	
Avalanche energy L=0.1mH ^C		E _{AS}	720	mJ	
	T _C =25℃	В	500	W	
Power Dissipation B	T _C =100℃	P _D	250	VV	
	T _A =25℃	D	2.1	10/	
Power Dissipation A	T _A =70℃	P _{DSM}	1.3	W	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	C	

Thermal Characteristics								
Parameter	Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s R _{θJA}		12	15	€/M			
Maximum Junction-to-Ambient AD	Steady-State	ТθЈА	50	60	€/M			
Maximum Junction-to-Case Steady-Sta		$R_{\theta JC}$	0.25	0.3	℃/W			

^{*} Surface mount package TO263



Electrical Characteristics (T_J=25℃ unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units		
STATIC PARAMETERS									
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		75			V		
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =75V, V _{GS} =0V				1	μА		
	Zelo Gale Vollage Dialii Cuitelli				5				
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA		
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250\mu A$		2.2	2.7	3.3	V		
$I_{D(ON)}$	On state drain current	V_{GS} =10V, V_{DS} =5V	560			Α			
		V _{GS} =10V, I _D =20A			2.15	2.6			
		TO220	T _J =125℃		3.25	4			
		$V_{GS}=6V$, $I_D=20A$			2.55	0.0			
D	Static Drain Source On Begintance	TO220			2.55	3.2			
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A			1.95	2.4	mΩ		
		TO263	T _J =125℃		3.0	3.8			
		V _{GS} =6V, I _D =20A			2.35	3.0			
		TO263							
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =20A		80		S			
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.66	1	V			
I _S	Maximum Body-Diode Continuous Current ^G					140	Α		
DYNAMIC	PARAMETERS								
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =37.5V, f=1MHz			10830		pF		
C _{oss}	Output Capacitance				1520		pF		
C _{rss}	Reverse Transfer Capacitance	1		97		pF			
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		0.3	0.75	1.2	Ω		
SWITCHI	NG PARAMETERS								
Q_g	Total Gate Charge	V _{GS} =10V, V _{DS} =37.5V, I _D =20A			147	206	nC		
Q_{gs}	Gate Source Charge				38.5		nC		
Q_{gd}	Gate Drain Charge				30		nC		
t _{D(on)}	Turn-On DelayTime				30		ns		
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =37.5V, R_L =1.9 Ω , R_{GEN} =3 Ω			20		ns		
t _{D(off)}	Turn-Off DelayTime				66		ns		
t _f	Turn-Off Fall Time				18		ns		
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=500A/μ		53		ns			
Q _{rr}	Body Diode Reverse Recovery Charge				438		nC		
	e of R _{ola} is measured with the device mounted on		oir onviro		T _25°	C The			

A. The value of $R_{\theta,M}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on $R_{\theta,M}$ and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev 0 : Dec. 2012 **www.aosmd.com** Page 2 of 6

B. The power dissipation P_D is based on $T_{J_{(MAX)}}$ =175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=175° C. Ratings are based on low frequency and duty cycles to keep initial T_J =25° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.


G. The maximum current limited by package is 140A.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

(Note E)





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Rev 0: Dec. 2012 Page 4 of 6 www.aosmd.com



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Rev 0 : Dec. 2012 **www.aosmd.com** Page 5 of 6





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms





Rev 0 : Dec. 2012 **www.aosmd.com** Page 6 of 6