

MOSFET - N-Channel, QFET

200 V, 15 A, 140 m Ω

FQD18N20V2

Description

This N-Channel enhancement mode power MOSFET is produced using **onsemi**'s proprietary planar stripe and DMOS technology. This advanced MOSFET technology has been especially tailored to reduce on-state resistance, and to provide superior switching performance and high avalanche energy strength. These devices are suitable for switched mode power supplies, active power factor correction (PFC), and electronic lamp ballasts.

Features

- 15 A, 200 V, $R_{DS(on)} = 140 \text{ m}\Omega \text{ (Max.)} @ V_{GS} = 10 \text{ V}, I_D = 7.5 \text{ A}$
- Low Gate Charge (Typ. 20 nC)
- Low Crss (Typ. 25 pF)
- 100% Avalanche Tested

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C, unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V_{DSS}	Drain-Source Voltage	200	V
I _D	Drain Current - Continuous (T _C = 25°C) - Continuous (T _C = 100°C)	15 9.75	A A
I _{DM}	Drain Current - Pulsed (Note 1)	60	Α
V _{GSS}	Gate-Source Voltage	±30	V
E _{AS}	Single Pulsed Avalanche Energy (Note 2)	340	mJ
I _{AR}	Avalanche Current (Note 1)	15	Α
E _{AR}	Repetitive Avalanche Energy (Note 1)	8.3	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	6.5	V/ns
P _D	Power Dissipation (T _A = 25°C) *	2.5	W
	Power Dissipation (T _C = 25°C) – Derate Above 25°C	83 0.67	W W/°C
T_J , T_{STG}	Operating and Storage Temperature Range	-55 to +150	°C
TL	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 Seconds	300	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance Junction to Case, Max.	1.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Minimum Pad of 2-oz Copper), Max.	110	
	Thermal Resistance, Junction to Ambient (* 1 in² Pad of 2-oz Copper), Max.	50	

1

V _{DSS} R _{DS(on)} MAX		I _D MAX
200 V	140 m Ω @ 10 V	15 A



DPAK3 (TO-252 3 LD) CASE 369AS


MARKING DIAGRAM

&Z&3&K DV2 18N20

&Z = Assembly Plant Code &3 = 3-Digit Date Code

&K = 2-Digits Lot Run Traceability Code

DV218N20 = Specific Device Code



N-Channel MOSFET

ORDERING INFORMATION

Device	vice Package Shippir		
FQD18N20V2TM	DPAK3 (TO-252 3LD)	2500 / Tape & Reel	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$	200	-	-	V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C	-	0.25	_	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 200 V, V _{GS} = 0 V	-	-	1	μΑ
		V _{DS} = 160 V, T _C = 125°C	-	-	10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V	-	-	100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$	_	-	-100	nA
ON CHARA	CTERISTICS					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	3.0	-	5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 7.5 A	-	0.12	0.14	Ω
9FS	Forward Transconductance	V _{DS} = 40 V, I _D = 7.5 A	_	11	-	S
DYNAMIC C	CHARACTERISTICS					
C _{iss}	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V,	-	830	1080	pF
C _{oss}	Output Capacitance	f = 1.0 MHz	-	200	260	pF
C _{rss}	Reverse Transfer Capacitance]	-	25	33	pF
C _{oss}	Output Capacitance	V _{DS} = 160 V, V _{GS} = 0 V, f = 1.0 MHz	-	70	_	pF
C _{oss} eff.	Effective Output Capacitance	V _{DS} = 0 V to 160 V, V _{GS} = 0 V	-	135	-	pF
SWITCHING	CHARACTERISTICS		•		•	
t _{d(on)}	Turn-On Delay Time	V _{DD} = 100 V, I _D = 18 A,	_	16	40	ns
t _r	Turn-On Rise Time	$R_G = 25 \Omega$ (Note 4)	-	133	275	ns
t _{d(off)}	Turn-Off Delay Time]	-	38	85	ns
t _f	Turn-Off Fall Time]	-	62	135	ns
Q_g	Total Gate Charge	V _{DS} = 160 V, I _D = 18 A,	_	20	26	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 10 V (Note 4)	-	5.6	-	nC
Q _{gd}	Gate-Drain Charge	1	-	10	-	nC
R _G	Gate Resistance	f = 1 MHz	0.5	-	2.5	Ω
DRAIN-SOL	JRCE DIODE CHARACTERISTICS AND MAXII	MUM RATINGS	•		•	
I _S	Maximum Continuous Drain-Source Diode Forward Current		-	-	15	Α
I _{SM}	Maximum Pulsed Drain-Source Diode Forwar	rd Current	-	-	60	Α
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 15 A	-	-	1.5	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _S = 18 A,	-	158	-	ns
Q _{rr}	Reverse Recovery Charge	dl _F / dt = 100 A/μs	-	1.0	-	μC
	to the second se	ol Obayantayintina fay tha listayl tank any		·		<u> </u>

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions performance may not be indicated by the Electrical Characteristics if operated under different conditions.
1. Repetitive rating: pulse–width limited by maximum junction temperature.
2. L = 1.58 mH, I_{AS} = 18 A, V_{DD} = 50 V, R_G = 25 Ω, starting T_J = 25°C.
3. I_{SD} ≤ 18 A, di/dt ≤ 200 A/μs, V_{DD} ≤ BV_{DSS}, starting T_J = 25°C.
4. Essentially independent of operating temperature.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.

Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

V_{GS}, GATE-SOURCE VOLTAGE (V)

TYPICAL CHARACTERISTICS (continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature




Figure 11. Transient Thermal Response Curve




Figure 12. Gate Charge Test Circuit & Waveform




Figure 13. Resistive Switching Test Circuit & Waveforms




Figure 14. Unclamped Inductive Switching Test Circuit & Waveforms




Figure 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms







DPAK3 6.10x6.54x2.29, 4.57P CASE 369AS **ISSUE B**

DATE 20 DEC 2023

- NOTES: UNLESS OTHERWISE SPECIFIED

 A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE F, VARIATION AA.


 B) ALL DIMENSIONS ARE IN MILLIMETERS.

 C) DIMENSIONING AND TOLERANCING PER

 - D)

A


- F)
- DIMENSIONING AND TOLERANCING PER
 ASME Y14.5M-2018.
 SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED
 CORNERS OR EDGE PROTRUSION.
 FOR DIGDE PRODUCTS, L4 IS 0.25 MM MAX PLASTIC BODY
 STUB WITHOUT CENTER LEAD.
 DIMENSIONS ARE EXCLUSIVE OF BURRS,
 MOLD FLASH AND TIE BAR EXTRUSIONS.
 LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD
 T0228P991X239-3N.





DIM	MILLIME LESS				
DIN	MIN.	N□M.	MAX.		
Α	2.18	2.29	2.39		
A1	0.00	-	0.127		
b	0.64	0.77	0.89		
b2	0.76	0.95	1.14		
b3	5.21	5.34	5.46		
C	0.45	0.53	0.61		
c2	0.45	0.52	0.58		
D	5.97	6.10	6.22		
D1	5.21				
E	6.35	6.54	6.73		
E1	4.32				
е	2.2	2.286 BSC			
e1	4.572 BSC				
Н	9.40	9,91	10.41		
L	1.40	1.59 1.78			
L1	2.90 REF				
L2	0.51 BSC				
L3	0.89	1.08	1.27		
L4			1.02		

θ

MILLIMETEDS







LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON DUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE ON SEMICONDUCTOR
SOLDERING AND MOUNTING TECHNIQUES
REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXXXX XXXXXX AYWWZZ

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

XXXX = Specific Device Code

= Assembly Location Α

= Year

WW = Work Week

ZZ = Assembly Lot Code

DOCUMENT NUMBER:

98AON13810G

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION:

DPAK3 6.10x6.54x2.29, 4.57P

PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales