

# **MOSFET** - N-Channel, POWERTRENCH®

60 V, 100 A, 3  $\Omega$ 

# FDMS030N06B

### Description


This N-Channel MOSFET is produced using **onsemi**'s advance POWERTRENCH process that has been tailored to minimize the on-state resistance while maintaining superior switching performance.

#### **Features**

- $R_{DS(on)} = 2.4 \text{ m (Typ)}$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 50 \text{ A}$
- Advanced Package and Silicon Combination for Low R<sub>DS(on)</sub> and High Efficiency
- Fast Switching Speed
- 100% UIL Tested
- RoHS Compliant


#### **Applications**

- Synchronous Rectification for ATX / Server / Telecom PSU
- Battery Protection Circuit
- Motor drives and Uninterruptible Power Supplies
- Renewable system



PQFN8 5 × 6, 1.27P (Power 56) CASE 483AE

#### **PIN CONNECTIONS**



#### **MARKING DIAGRAM**

&Z&3&K FDMS 030N06B

&Z = Assembly Plant Code &3 = 3-Digit Date Code

&K = 2-Digit Lot Run Traceability Code

FDMS030N06B = Specific Device Code

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDMS030N06B	PQFN8 (Pb-Free, Halide Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# **MAXIMUM RATINGS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter			FDMS030N06B	Unit
V <sub>DSS</sub>	Drain to Source Voltage			60	V
$V_{GSS}$	Gate to Source Voltage			±20	V
I <sub>D</sub>	Drain Current	Continuous (Note 1)	T <sub>C</sub> = 25°C	100	Α
		Continuous (Note 2a)	T <sub>A</sub> = 25°C	22.1	
I <sub>DM</sub>	Drain Current	Pulsed (Note 3)		400	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 4)		248	mJ	
$P_{D}$	Power Dissipation $T_C = 25^{\circ}C$		104	W	
			T <sub>A</sub> = 25°C (Note 2a)	2.5	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# THERMAL CHARACTERISTICS

Symbol	Parameter	FDMS030N06B	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case, Max	1.2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max (Note 2a)	50	

# **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)


Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu\text{A},  V_{GS} = 0  \text{V}$	60	_	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	-	0.03	-	V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0 V	-	-	1	μΑ
I <sub>GSS</sub>	Gate to Body Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V	-	-	±100	nA
ON CHARA	ACTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2.5	3.3	4.5	V
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 50 A	-	2.4	3.0	mΩ
9FS	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 50 A	-	119	-	S
DYNAMIC	CHARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	5685	7560	pF
C <sub>oss</sub>	Output Capacitance		-	1720	2290	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	59	-	pF
C <sub>oss</sub> (er)	Engry Releted Output Capacitance	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V	_	2504	_	pF
Q <sub>g(tot)</sub>	Total Gate Charge at 10 V	$V_{DS} = 30 \text{ V}, I_D = 50 \text{ A } V_{GS} = 0 \text{ V to } 10 \text{ V}$	-	75	-	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	(Note 5)	-	30	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge		-	14	_	nC
V <sub>plateau</sub>	Gate Plateau Voltage		-	5.4	_	V
Q <sub>sync</sub>	Total Gate Charge Sync	V <sub>DS</sub> = 0 V, I <sub>D</sub> = 50 A	-	66.2		nC
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V	-	174	-	nC
ESR	Equivalent Series Resistance	f = 1 MHz	-	1.05	-	Ω

# **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
SWITCHIN	IG CHARACTERISTICS	•	•	•	•	
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 30 \text{ V}, I_{D} = 50 \text{ A}, V_{GS} = 10 \text{ V},$	-	39	88	ns
t <sub>r</sub>	Turn-On Rise Time	$R_{GEN}$ = 4.7 Ω (Note 5)	-	20	50	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		-	52	114	ns
t <sub>f</sub>	Turn-Off Fall Time		-	16	42	ns
DRAIN-SO	URCE DIODE CHARACTERISTICS	•				
IS	Maximum Continuous Drain to Source Diode Forward Current		-	-	100	Α
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current		-	-	400	Α
V <sub>SD</sub>	Drain to Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 50 A	-	-	1.25	V
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0 \text{ V, } I_{SD} = 50 \text{ A,}$ $dI_F/dt = 100 \text{ A/}\mu\text{s}$	-	71	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge		_	85	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 1. Silicon limited I<sub>D</sub> rating = 147 A.
- 2.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5  $\times$  1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.




a) 50°C/W when mounted on a 1 in² pad of 2 oz copper.



b) 125°C/W when mounted on a minimum pad of 2 oz copper.

- 3. Repetitive rating: pulse–width limited by maximum junction temperature. 4. L = 0.3 mH, I $_{AS}$  = 40 A, V $_{DD}$  = 50 V, V $_{GS}$  = 10 V, starting T $_{J}$  = 25°C. 5. Essentially independent of operating temperature typical characteristics.

#### TYPICAL PERFORMANCE CHARACTERISTICS



V<sub>DS</sub>, Drain-Source Voltage (V)

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics





Figure 7. Breakdown Voltage Variation vs. Temperature



 $T_J$ , Junction Temperature (°C) Figure 8. On–Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature




Figure 11. Eoss vs. Drain to Source Voltage





Figure 12. Unclamped Inductive Switching Capability

# TYPICAL PERFORMANCE CHARACTERISTICS (continued)



t<sub>1</sub>, Rectangular Pulse Duration (s)

Figure 13. Transient Thermal Response Curve




Figure 14. Gate Charge Test Circuit & Waveform




Figure 15. Resistive Switching Test Circuit & Waveforms




Figure 16. Unclamped Inductive Switching Test Circuit & Waveforms




Figure 17. Peak Diode Recovery dv/dt Test Circuit & Waveforms





Figure 18. Total Gate Charge Qsync. Test Circuit & Waveforms



TOP VIEW

SIDE VIEW

**AREA** 



// 0.10 C

0.08 C

SEE DETAIL C ANGLE MAY APPEAR


ON FOUR SIDES


OF THE PACKAGE

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.

**DATE 21 JAN 2022** 

- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 6. IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.





SEATING

<del>ل</del> 22

**DETAIL B** 

#### \*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DIM	MILLIMETERS				
J.,,,,	MIN.	NOM.	MAX.		
Α	0.90	1.00	1.10		
A1	0.00	-	0.05		
b	0.21	0.31	0.41		
b1	0.31	0.41	0.51		
А3	0.15	0.25	0.35		
D	4.90	5.00	5.20		
D1	4.80	4.90	5.00		
D2	3.61	3.82	3.96		
E	5.90	6.15	6.25		
E1	5.70	5.80	5.90		
E2	3.38	3.48	3.78		
E3	(	0.30 REF			
E4	Ü	).52 REF			
е	`	1.27 BSC	;		
e/2	Ü	0.635 BS	С		
e1	* *	3.81 BSC	;		
e2	0.50 REF				
L	0.51	0.66	0.76		
L2	0.05	0.18	0.30		
L4	0.34	0.44	0.54		
Z	0.34 REF				
θ	0°	- 12°			

DOCUMENT NUMBER:	98AON13655G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales