

MOSFET

OptiMOS[™] Power-Transistor, 60 V

Features


- 100% avalanche tested
- Superior thermal resistance
- N-channel
- Qualified according to JEDEC¹⁾ for target applications
- Pb-free lead plating; RoHS compliant
 Halogen-free according to IEC61249-2-21


Product validation

Qualified according to JEDEC Standard

Table 1 **Key Performance Parameters**

Take to the first the first term of the first te							
Parameter	Value	Unit					
V _{DS}	60	V					
$R_{\mathrm{DS(on),max}}$	0.75	mΩ					
I_{D}	486	Α					
Qoss	227	nC					
Q _G (0V10V)	216	nC					











Type / Ordering Code	Package	Marking	Related Links
IPT007N06N	PG-HSOF-8	007N06N	-

OptiMOSTM Power-Transistor, 60 V



Table of Contents

Description
Maximum ratings 3
Thermal characteristics
Electrical characteristics
Electrical characteristics diagrams
Package Outlines
Revision History
Trademarks
Disclaimer

OptiMOS[™] Power-Transistor, 60 V IPT007N06N



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatan	Symbol	Values				N
Parameter		Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current ¹⁾	ID	- - -	-	486 371 52	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =40 K/W ²⁾
Pulsed drain current ³⁾	I _{D,pulse}	-	-	1944	Α	<i>T</i> _C =25 °C
Avalanche energy, single pulse ⁴⁾	E AS	-	-	1100	mJ	$I_{\rm D}$ =150 A, $R_{\rm GS}$ =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	375	W	<i>T</i> _C =25 °C
Operating and storage temperature	$T_{\rm j},~T_{\rm stg}$	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Cumbal	Values			Unit	Note / Test Condition	
raiametei	Symbol	Min.	Тур.	Max.	Oilit	Note / Test Condition	
Thermal resistance, junction - case	R _{thJC}	-	0.2	0.4	K/W	-	
Device on PCB, minimal footprint	R _{thJA}	-	-	62	K/W	-	
Device on PCB, 6 cm² cooling area²)	R _{thJA}	-	-	40	K/W	-	
Soldering temperature, wave and reflow soldering are allowed	T_{sold}	-	-	260	°C	Reflow MSL1	

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature at 25°C. For higher Tcase please refer to Diagram 2. De-rating will be required based on the actual environmental

conditions.

2) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

⁴⁾ See Diagram 13 for more detailed information

OptiMOS[™] Power-Transistor, 60 V . IPT007N06N



Electrical characteristics

at T_j=25 °C, unless otherwise specified

Static characteristics Table 4

Paramatan.	0	Values			ļ,		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	60	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	V _{GS(th)}	2.1	2.8	3.3	V	V _{DS} =V _{GS} , I _D =280 μA	
Zero gate voltage drain current	I _{DSS}	-	0.5 10	1 100	μΑ	V _{DS} =60 V, V _{GS} =0 V, T _j =25 °C V _{DS} =60 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I_{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	0.66 0.85	0.75 1.0	mΩ	V _{GS} =10 V, I _D =150 A V _{GS} =6 V, I _D =75 A	
Gate resistance ¹⁾	R _G	-	1.8	2.7	Ω	-	
Transconductance	g_{fs}	160	320	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 100 A$	

Dynamic characteristics²⁾ Table 5

Parameter	Symbol	Values			Unit	Note / Test Condition
raidilletei	Symbol	Min.	Тур.	Max.	Ullit	Note / Test Condition
Input capacitance	Ciss	-	16000	21280	pF	V _{GS} =0 V, V _{DS} =30 V, f=1 MHz
Output capacitance	Coss	-	3400	4522	pF	V _{GS} =0 V, V _{DS} =30 V, f=1 MHz
Reverse transfer capacitance	C _{rss}	-	229	458	pF	V _{GS} =0 V, V _{DS} =30 V, f=1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	38	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω
Rise time	t _r	-	18	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω
Turn-off delay time	$t_{\sf d(off)}$	-	76	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω
Fall time	t _f	_	22	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω

Table 6 Gate charge characteristics³⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
rarameter	Syllibol	Min.	Тур.	Max.	Oilit	Note / Test Condition
Gate to source charge	Q_{gs}	-	67	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate charge at threshold	$Q_{g(th)}$	-	47	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge	$Q_{ m gd}$	-	39	-	nC	V _{DD} =30 V, I _D =100 A, V _{GS} =0 to 10 V
Switching charge	Q _{sw}	-	58	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total ²⁾	Qg	-	216	287	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate plateau voltage	V _{plateau}	-	4.2	-	V	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total, sync. FET	Q _{g(sync)}	-	192	255	nC	V _{DS} =0.1 V, V _{GS} =0 to 10 V
Output charge ²⁾	Qoss	-	227	284	nC	V _{DD} =30 V, V _{GS} =0 V

See figure 16 for gate charge parameter definition
 Defined by design. Not subject to production test
 See "Gate charge waveforms" for parameter definition

OptiMOSTM Power-Transistor, 60 V





Table 7 Reverse diode

Devementer	Symbol		Values			Nata / Tant Canalitian	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	I _S	-	-	323	Α	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	1944	Α	<i>T</i> _C =25 °C	
Diode forward voltage	V _{SD}	-	0.87	1	V	V _{GS} =0 V, I _F =150 A, T _j =25 °C	
Reverse recovery time ¹⁾	t _{rr}	-	87	174	ns	V _R =30 V, I _F =100A, di _F /dt=100 A/μs	
Reverse recovery charge	Qrr	-	144	-	nC	V_R =30 V, I_F =100A, di_F/dt =100 A/ μ s	





4 Electrical characteristics diagrams





























5 Package Outlines




Figure 1 Outline PG-HSOF-8, dimensions in mm/inches

OptiMOS[™] Power-Transistor, 60 V



Revision History

IPT007N06N

Revision: 2019-07-22, Rev. 2.3

Previous Revision

r revious r	CVISIOII	
Revision	Date	Subjects (major changes since last revision)
2.0	2014-02-06	Release of final version
2.1	2014-02-20	Update Diagram 12
2.2	2017-05-31	Update "T" condition in "Maximum ratings", Insert "Tsold", "Qoss max" and update footnotes
2.3	2019-07-22	updated drain current

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2019 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.