eGaN® FET DATASHEET EPC2214

# EPC2214 — Automotive 80 V (D-S) Enhancement Mode Power Transistor

 $V_{DS}$  , 80 V  $R_{DS(on)}\,,\,\,20~m\Omega$   $I_{D}\,,\,\,10~A,$  AEC-Q101









Revised April 25, 2025

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low  $R_{DS(on)^r}$  while its lateral device structure and majority carrier diode provide exceptionally low  $Q_G$  and zero  $Q_{RR}$ . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

### **Application Notes:**

- · Easy-to-use and reliable gate
- Gate Drive ON = 5-5.25 V typical, OFF = 0 V (negative voltage not needed)
- Top of FET is electrically connected to source

Qu	estions:
k a	ACV





	Maximum Ratings			
	PARAMETER	VALUE	UNIT	
$V_{DS}$	Drain-to-Source Voltage (Continuous)	80	V	
	Continuous (T <sub>A</sub> = 25°C)	10	^	
I <sub>D</sub>	Pulsed (25°C, $T_{PULSE} = 10 \mu s$ )	60	Α	
V	Gate-to-Source Voltage	6	V	
$V_{GS}$	Gate-to-Source Voltage	-4	V	
T <sub>J</sub>	Operating Temperature	-55 to 150		
T <sub>STG</sub>	Storage Temperature	-55 to 150	°C	

	Thermal Characteristics		
	PARAMETER	ТҮР	UNIT
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2.7	
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board	7.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	81	

Note 1:  $R_{0JA}$  is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote\_Thermal\_Performance\_of\_eGaN\_FETs.pdf for details

	<b>Static Characteristics (</b> T <sub>J</sub> = 25°C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BV <sub>DSS</sub>	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, I}_{D} = 0.2 \text{ mA}$	80			V
I <sub>DSS</sub>	Drain-Source Leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 64 \text{ V}$		0.003	0.15	mA
	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.003	1.1	mA
I <sub>GSS</sub>	Gate-to-Source Forward Leakage#	$V_{GS} = 5 \text{ V}, T_J = 125^{\circ}\text{C}$		0.01	2.5	mA
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.003	0.15	mA
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 2 \text{ mA}$	0.8	1.4	2.5	V
R <sub>DS(on)</sub>	Drain-Source On Resistance	$V_{GS} = 5 \text{ V, } I_{D} = 6 \text{ A}$		15	20	mΩ
$V_{SD}$	Source-Drain Forward Voltage#	$V_{GS} = 0 \text{ V, } I_S = 0.5 \text{ A}$		1.9		V

# Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.



Die Size: 1.35 x 1.35 mm

**EPC2214** eGaN® FETs are supplied only in passivated die form with solder bumps.

#### **Applications**

- · Lidar/pulsed power applications
- DC-DC conversion
- · Wireless power transfer

#### **Benefits**

- · Ultra high efficiency
- Ultra low R<sub>DS(on)</sub>
- Ultra low Q<sub>G</sub>
- · Ultra small footprint

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



https://l.ead.me/EPC2214

eGaN® FET DATASHEET EPC2214

	Dynamic Characteristics# (T <sub>J</sub> = 25°C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>ISS</sub>	Input Capacitance			198	238	
C <sub>RSS</sub>	Reverse Transfer Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V}$		1.8		
C <sub>OSS</sub>	Output Capacitance			129	194	pF
C <sub>OSS(ER)</sub>	Effective Output Capacitance, Energy Related (Note 2)	V 0VV 0+040V		171		]
C <sub>OSS(TR)</sub>	Effective Output Capacitance, Time Related (Note 3)	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 40 \text{ V}$		211		
$R_{G}$	Gate Resistance			0.65		Ω
$Q_{G}$	Total Gate Charge	$V_{GS} = 5 \text{ V}, \ V_{DS} = 40 \text{ V}, \ I_{D} = 6 \text{ A}$		1.8	2.2	
$Q_{GS}$	Gate to Source Charge			0.5		
$Q_{GD}$	Gate to Drain Charge	$V_{DS} = 40 \text{ V}, I_{D} = 6 \text{ A}$		0.3		nC
Q <sub>G(TH)</sub>	Gate Charge at Threshold			0.4		iic
Q <sub>OSS</sub>	Output Charge	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V}$		8	12	
Q <sub>RR</sub>	Source-Drain Recovery Charge			0		

<sup>#</sup> Defined by design. Not subject to production test.

Figure 1: Typical Output Characteristics at 25°C





Figure 3: Typical  $R_{\text{DS(on)}}\,\text{vs.}\,V_{\text{GS}}$  for Various Drain Currents



**Figure 2: Typical Transfer Characteristics** 





Figure 4: Typical R<sub>DS(on)</sub> vs. V<sub>GS</sub> for Various Temperatures



All measurements were done with substrate connected to source.

Note 2:  $C_{OSS(ER)}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>. Note 3:  $C_{OSS(TR)}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>.

eGaN® FET DATASHEET EPC2214

Figure 5a: Typical Capacitance (Linear Scale)






Figure 6: Typical Output Charge and Coss Stored Energy



**Figure 8: Typical Reverse Drain-Source Characteristics** 



**Note:** Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.

Figure 5b: Typical Capacitance (Log Scale)




Figure 7: Typical Gate Charge





Figure 9: Typical Normalized On-State Resistance vs. Temp.



EPC2214 eGaN® FET DATASHEET

Figure 10: Typical Normalized Threshold Voltage vs. Temp.







Figure 11: Typical Transient Thermal Response Curves






eGaN® FET DATASHEET \_\_\_\_\_\_\_EPC2214

Figure 12: Safe Operating Area



#### **TAPE AND REEL CONFIGURATION**




	Dimension (mm)		nm)
EPC2214 (Note 1)	Target	MIN	MAX
a	8.00	7.90	8.30
b	1.75	1.65	1.85
c (Note 2)	3.50	3.45	3.55
d	4.00	3.90	4.10
е	4.00	3.90	4.10
f (Note 2)	2.00	1.95	2.05
g	1.50	1.50	1.60

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/ JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

#### **DIE MARKINGS**




Part		Laser Markings	
Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3
EPC2214	2214	YYYY	ZZZZ

eGaN® FET DATASHEET **EPC2214** 

#### **DIE OUTLINE**

**Pad View** 



		1		
Side View			685 +/-15	802
	Seating Plane		120 +/-12	

	Micrometers		
DIM	MIN	Nominal	MAX
Α	1320	1350	1380
В	1320	1350	1380
c		450	
d		225	


Pad 1 is Gate;

**Pads 4, 5, 6, 7 are Drain**;

Pads 2, 3, 8, 9 are Source.

## **RECOMMENDED LAND PATTERN**

(measurements in  $\mu$ m)



DIM	Micrometers
A	1350
В	1350
c	450
d1	205

The land pattern is solder mask defined.


Pad 1 is Gate;

Pads 4, 5, 6, 7 are Drain;

Pads 2, 3, 8, 9 are Source.

## **RECOMMENDED STENCIL DRAWING**

(measurements in  $\mu$ m)



DIM	Micrometers	
A	1350	
В	1350	
c	450	
d1	225	

Recommended stencil should be 4 mil (100 µm) thick, must be laser cut, openings per drawing. The corner has a radius of R60. Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Additional assembly resources available at https://epc-co.com/epc/design-support

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: https://epc-co.com/epc/about-epc/patents

Information subject to change without notice.