

Asymmetric Dual N-Channel 30V (D-S) Power MOSFET

FEATURES

- Low R_{DS(ON)} to minimize conductive losses
- Low gate charge for fast power switching
- 100% UIS and R_g tested
- Compliant to RoHS directive 2011/65/EU and in accordance to WEEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21

APPLICATIONS

- IPC
- VGA
- NB VCORE

KEY PERFORMANCE PARAMETERS						
PAR	AMETER	TYPE	VALUE	UNIT		
V _{DS}		Q1	30			
		Q2	30	V		
	$V_{GS} = 10V$	Q1	11.7			
R _{DS(on)}	$V_{GS} = 4.5V$	QI	14.9			
(max)	$V_{GS} = 10V$	Q2	3.6	mΩ		
	$V_{GS} = 4.5V$	Q2	5.5			
Q_g		Q1	4.6	. 0		
		Q2	25	nC		








PDFN56 Asymmetric Dual





Note: MSL 1 (Moisture Sensitivity Level) per J-STD-020

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise noted)						
PARAMETER	SYMBOL	Q1	Q2	UNIT		
Drain-Source Voltage		V_{DS}	30	30	V	
Gate-Source Voltage		V_{GS}	±20	±20	V	
$T_{\rm C} = 2$,	38	107	^	
Continuous Drain Current (Note 1)	$T_C = 25$ °C $T_A = 25$ °C	l _D	10	20	Α	
Pulsed Drain Current		I _{DM}	152	428	Α	
Single Pulse Avalanche Current (Note 2)		I _{AS}	16	26	Α	
Single Pulse Avalanche Energy (Note 2)		E _{AS}	38	101	mJ	
Total Davier Dissination	$T_C = 25^{\circ}C$	6	30	69	10/	
Total Power Dissipation	$T_C = 25^{\circ}C$ $T_C = 125^{\circ}C$	P _D	6	14	W	
Total Barras Biratinatian	$T_A = 25^{\circ}C$		2.2	2.4	147	
Total Power Dissipation	T _A = 125°C	P_{D}	0.4	0.5	W	
Operating Junction and Storage Temperature Range		T _J , T _{STG}	- 55 to +150		°C	

THERMAL PERFORMANCE						
DADAMETER	CVMDOL	LIMIT				
PARAMETER	SYMBOL	Q1	Q2	UNIT		
Thermal Resistance – Junction to Case	R _{eJC}	4.2	1.8	0000		
Thermal Resistance – Junction to Ambient	$R_{\Theta JA}$	56	52	°C/W		

Thermal Performance Note: $R_{\Theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistances. The case-thermal reference is defined at the solder mounting surface of the drain pins. $R_{\Theta JA}$ is guaranteed by design while $R_{\Theta CA}$ is determined by the user's board design.



TSM5055DCR Taiwan Semiconductor

PARAMETER	CONDITIONS	SYMBOL	TYPE	MIN	TYP	MAX	UNIT
Static						1	
Drain-Source	$V_{GS} = 0V, I_D = 250\mu A$	517	Q1	30			V
Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	BV _{DSS}	Q2	30			
	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$.,	Q1	1.2	1.9	2.5	V
Gate Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	V _{GS(TH)}	Q2	1.2	1.6	2.5	
Gate-Source Leakage	$V_{GS} = \pm 20V, V_{DS} = 0V$		Q1			±100	nA
Current	$V_{GS} = \pm 20V, V_{DS} = 0V$	- I _{GSS}	Q2			±100	nA
	$V_{GS} = 0V, V_{DS} = 30V$					1	
	$V_{GS} = 0V, V_{DS} = 30V$		Q1			400	
Drain-Source Leakage	T _J = 125°C					100	
Current	$V_{GS} = 0V, V_{DS} = 30V$	I _{DSS}				1	μA
	$V_{GS} = 0V, V_{DS} = 30V$		Q2			400	
	T _J = 125°C					100	
	$V_{GS} = 10V, I_D = 10A$		04		8.8	11.7	mΩ
Drain-Source On-State	$V_{GS} = 4.5V, I_D = 9A$		Q1		12.8	14.9	
Resistance (Note 3)	$V_{GS} = 10V, I_D = 20A$	R _{DS(on)}	00		2.7	3.6	
	$V_{GS} = 4.5V, I_D = 16A$		Q2		3.7	5.5	
Forward	$V_{DS} = 5V, I_{D} = 10A$		Q1		27		S
Transconductance (Note 3)	$V_{DS} = 5V, I_{D} = 20A$	9 _{fs}	Q2		47		
Dynamic (Note 4)	-						
	Q1		01		9.3		nC
Tatal Cata Charge	$V_{DS} = 15V, I_{D} = 10A$		Q1				
Total Gate Charge	Q2	$Q_{g(VGS=10V)}$	Q2		40		
	$V_{DS} = 15V, I_{D} = 20A$				49		
Total Cata Charma	Q1		Q1		4.6		
Total Gate Charge		$Q_{g(VGS=4.5V)}$	Q2		25		
Oata Carras Obarra	$V_{DS} = 15V, I_{D} = 9A$ Q2		Q1		2.1		
Gate-Source Charge		Q_gs	Q2		7.3		
0 . 5	$V_{DS} = 15V, I_{D} = 16A$		Q1		1.8		
Gate-Drain Charge		Q_gd	Q2		12		
Input Capacitance	Q1		Q1		555		
	$V_{GS} = 0V, V_{DS} = 15V$	C _{iss}	Q2		2550		pF
0.1.10	f = 1.0MHz		Q1		142		
Output Capacitance	Q2	C _{oss}	Q2		388		
Reverse Transfer	$V_{GS} = 0V, V_{DS} = 15V$		Q1		26		
Capacitance	f = 1.0MHz	C_{rss}	Q2		276		
•	(4 01411		Q1	0.5	1.6	3.2	1 -
Gate Resistance	$f = 1.0MHz$ R_g	Q2	0.5	1.5	3	Ω	

2



ELECTRICAL SPECIFICATIONS (T _A = 25°C unless otherwise noted)							
PARAMETER	CONDITIONS	SYMBOL	TYPE	MIN	TYP	MAX	UNIT
Switching (Note 4)	Switching (Note 4)						
Turn On Dolov Time			Q1		4.8		
Turn-On Delay Time	Q1	t _{d(on)}	Q2		11		ns
Turn On Dian Time	$V_{GS} = 10V, V_{DS} = 15V,$		Q1		65		
Turn-On Rise Time	$I_D = 10A, R_G = 2\Omega$	t _r	Q2		79		
Turn Off Dalay Time	Q2	t _{d(off)}	Q1		8.2		
Turn-Off Delay Time	$V_{GS} = 10V, V_{DS} = 15V,$		Q2	1	32		
T 0" F " T"	$I_D = 20A, R_G = 2\Omega$		Q1		14		
Turn-Off Fall Time			Q2		49		
Source-Drain Diode							
Converse Voltage (Note 3)	$V_{GS} = 0V, I_{S} = 10A$	M	Q1	1	1	1.2	\ \
Forward Voltage (Note 3)	$V_{GS} = 0V, I_{S} = 20A$	V _{SD}	Q2	1	1	1	
Reverse Recovery Time	Q1	t _{rr}	Q1		33		ns
	$I_S = 10A$, $dI/dt = 100A/\mu s$		Q2	1	14		
Reverse Recovery	Q2		Q1		19		
Charge	$I_S = 20A$, $dI/dt = 100A/\mu s$	Q _{rr}	Q2		8		nC

3

Notes:

- 1. Silicon limited current only.
- 2. Q1 : L = 0.3mH, V_{GS} = 10V, V_{DD} = 30V, R_{G} = 25 Ω , I_{AS} = 16A, Starting T_{J} = 25°C Q2 : L = 0.3mH, V_{GS} = 10V, V_{DD} = 30V, R_{G} = 25 Ω , I_{AS} = 26A, Starting T_{J} = 25°C
- 3. Pulse test: Pulse Width \leq 300 μ s, duty cycle \leq 2%.
- 4. Switching time is essentially independent of operating temperature.


ORDERING INFORMATION

PART NO.	PACKAGE	PACKING		
TSM5055DCR RLG	PDFN56 Asymmetric Dual	2,500pcs / 13" Reel		



CHARACTERISTICS CURVES (Q1)

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$





4




CHARACTERISTICS CURVES (Q1)

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$







Maximum Safe Operating Area, Junction-to-Case



Source-Drain Diode Forward Current vs. Voltage



Normalized Thermal Transient Impedance, Junction-to-Case




t, Square Wave Pulse Duration (sec)


5





CHARACTERISTICS CURVES (Q2)


 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$















Version: B1703


6





CHARACTERISTICS CURVES (Q2)


 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$












i, equale trate i also baration (see

7




PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)

PDFN56 Asymmetric Dual



SUGGESTED PAD LAYOUT (Unit: Millimeters)



8

MARKING DIAGRAM



G = Halogen Free

Y = Year Code

WW = Week Code (01~52)

F = Factory Code



Taiwan Semiconductor

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.