

# AOD4130/AOI4130

60V N-Channel MOSFET

## **General Description**


The AOD4130/AOI4130 combines advanced trench MOSFET technology with a low resistance package to provide extremely low  $R_{\rm DS(ON)}$ . This device is ideal for boost converters and synchronous rectifiers for consumer, telecom, industrial power supplies and LED backlighting.

## **Product Summary**

 $\begin{array}{ll} V_{DS} & 60V \\ I_{D} \; (at \, V_{GS} \! = \! 10V) & 30A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10V) & < 24m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 4.5V) & < 30m\Omega \end{array}$ 

100% UIS Tested 100%  $R_g$  Tested





Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	60	V	
Gate-Source Voltage		V <sub>GS</sub>	±20	V	
Continuous Drain Current	T <sub>C</sub> =25°C		30		
	T <sub>C</sub> =100°C	I <sub>D</sub>	20	A	
Pulsed Drain Current C		I <sub>DM</sub>	74		
Continuous Drain Current	T <sub>A</sub> =25°C		6.5	А А	
	T <sub>A</sub> =70°C	IDSM	5		
Avalanche Current <sup>C</sup>		I <sub>AS</sub> , I <sub>AR</sub>	27	A	
Avalanche energy L=0.1mH <sup>C</sup>		E <sub>AS</sub> , E <sub>AR</sub>	36.5	mJ	
	T <sub>C</sub> =25°C	P <sub>D</sub>	52	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C	L D	25	VV	
	T <sub>A</sub> =25°C	P <sub>DSM</sub>	2.5	W	
Power Dissipation <sup>A</sup>	T <sub>A</sub> =70°C	FDSM	1.6		
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 175	°C	

Thermal Characteristics								
Parameter	Symbol Typ		Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s	D	12.4	20	°C/W			
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	34	50	°C/W			
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	2.4	2.9	°C/W			



#### Electrical Characteristics (T<sub>.1</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units				
STATIC PARAMETERS										
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V		60			V			
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS}$ =60V, $V_{GS}$ =0V				1	μА			
	Zero date voltage Brain durrent		T <sub>J</sub> =55°C			5	μΑ			
$I_{GSS}$	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ = ±20V				100	nA			
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}$ =5V, $I_D$ =250 $\mu$ A		1.6	2.2	2.8	V			
I <sub>D(ON)</sub>	On state drain current	$V_{GS}$ =10V, $V_{DS}$ =5V		74			Α			
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS}$ =10V, $I_D$ =20A			19.5	24	mΩ			
			T <sub>J</sub> =125°C		37.5	45	1112.2			
		$V_{GS}$ =4.5V, $I_D$ =20A			24	30	mΩ			
g <sub>FS</sub>	Forward Transconductance	$V_{DS}=5V$ , $I_{D}=20A$			55		S			
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V			0.76	1	V			
Is	Maximum Body-Diode Continuous Current <sup>G</sup>					46	Α			
DYNAMIC	PARAMETERS									
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =30V, f=1MHz		1265	1582	1900	pF			
C <sub>oss</sub>	Output Capacitance			70	100	130	pF			
C <sub>rss</sub>	Reverse Transfer Capacitance			40	67	95	pF			
$R_g$	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz		1.8	3.6	5.4	Ω			
SWITCHI	NG PARAMETERS									
Q <sub>g</sub> (10V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =30V, I <sub>D</sub> =20A		23	28.3	34	nC			
Q <sub>g</sub> (4.5V)	Total Gate Charge			11	13.4	16	nC			
$Q_{gs}$	Gate Source Charge			3.6	4.5	5.4	nC			
$Q_{gd}$	Gate Drain Charge			4.3	7.2	10	nC			
t <sub>D(on)</sub>	Turn-On DelayTime				7.5		ns			
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =30V, $R_L$ =1.5 $\Omega$ , $R_{GEN}$ =3 $\Omega$			6.5		ns			
t <sub>D(off)</sub>	Turn-Off DelayTime				33		ns			
t <sub>f</sub>	Turn-Off Fall Time				7.5		ns			
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, dI/dt=500A/μs		15	22	30	ns			
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, dI/dt=500A/μs		53	76	100	nC			

A. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25°C. The Power dissipation  $P_{DSM}$  is based on  $R_{\theta JA}$  and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

- D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300  $\mu$ s pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J_j(MAX)}$ =175°C. The SOA curve provides a single pulse rating.
- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: <a href="http://www.aosmd.com/terms">http://www.aosmd.com/terms</a> and conditions of sale


 Rev 1.1: January 2024
 www.aosmd.com
 Page 2 of 6

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.


C. Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}$ =175°C. Ratings are based on low frequency and duty cycles to keep initial  $T_J$ =25°C.




### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V<sub>DS</sub> (Volts) Fig 1: On-Region Characteristics (Note E)




V<sub>GS</sub>(Volts)
Figure 2: Transfer Characteristics (Note E)




 $\rm I_D \, (A)$  Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)



V<sub>GS</sub> (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)




V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)

 Rev 1.1: January 2024
 www.aosmd.com
 Page 3 of 6



### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

 Rev 1.1: January 2024
 www.aosmd.com
 Page 4 of 6




0.01

0.001 0.00001

0.0001

### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

0.1

10

100

1000

Single Pulse


0.01


0.001

Rev 1.1: January 2024 www.aosmd.com Page 5 of 6





## Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms







## Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





## Diode Recovery Test Circuit & Waveforms





Rev 1.1: January 2024 **www.aosmd.com** Page 6 of 6