





# Automotive-grade 40 V, 7.0 mΩ typ., 64 A, STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package



#### PowerFLAT™ 5x6



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	l <sub>D</sub>
STL64N4F7AG	40 V	8.5 mΩ	64 A

- AEC-Q101 qualified
- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- · High avalanche ruggedness
- · Wettable flank package

#### **Applications**

· Switching applications

## **Description**

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Product status link
STL64N4F7AG

Product summary			
Order code	STL64N4F7AG		
Marking	64N4F7		
Package	PowerFLAT™ 5x6		
Packing	Tape and reel		



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	40	V
V <sub>GS</sub>	Gate-source voltage	±20	V
	Drain current (continuous) at T <sub>C</sub> = 25 °C	64	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	40.3	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	256	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	65	W
T <sub>j</sub>	Operating junction temperature range	, ,	°C
T <sub>stg</sub>	Storage temperature range	-55 to 175	C

<sup>1.</sup> Pulse width limited by safe operating area

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	32	°C/W
R <sub>thj-case</sub>	Thermal resistance junction-case	2.3	°C/W

<sup>1.</sup> When mounted on FR-4 board of 1 inch<sup>2</sup>, 20z Cu, t < 10 s.

DS12596 - Rev 2 page 2/15



# 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 3. On-/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	40			V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V			1	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 32 \text{ A}$		7.0	8.5	mΩ

**Table 4. Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	637	-	pF
C <sub>oss</sub>	Output capacitance	$V_{DS}$ = 25 V, f = 1 MHz, $V_{GS}$ = 0 V	-	240	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	26	-	pF
Qg	Total gate charge	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 64 A,	-	9.8	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	3.8	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 13. Test circuit for gate charge behavior)	-	3.1	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_D = 32 \text{ A},$	-	18.8	-	ns
t <sub>r</sub>	Rise time	$R_{G} = 4.7 \; \Omega,  V_{GS} = 10 \; V$ (see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time waveform)	-	102.6	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	21.4	-	ns
t <sub>f</sub>	Fall time		-	13.3	-	ns

Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 64 A, V <sub>GS</sub> = 0 V	-		1.3	V
t <sub>rr</sub>	Reverse recovery time	I <sub>D</sub> = 64 A, di/dt = 100 A/μs	-	27.5		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 32 V (see Figure 14. Test	-	17.3		nC
I <sub>RRM</sub>	Reverse recovery current	circuit for inductive load switching and diode recovery times)	-	1.4		Α

1. Pulsed: pulse duration = 300 μs, duty cycle 1.5%

DS12596 - Rev 2 page 3/15



## 2.1 Electrical characteristics (curves)









Figure 3. Output characteristics Ι<sub>D</sub> (A) GADG220520181214OCH  $V_{GS} = 10 \text{ V}$ 100  $V_{GS} = 8 V$ V<sub>GS</sub> = 9 V 80  $V_{GS} = 7 V$ 60  $V_{GS} = 6 V$ 40 20  $V_{GS} = 5 \text{ V}$ 0  $\overline{V}_{DS}(V)$ 











DS12596 - Rev 2 page 4/15











DS12596 - Rev 2 page 5/15



## 3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS12596 - Rev 2 page 6/15



# 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS12596 - Rev 2 page 7/15



## 4.1 PowerFLAT™ 5x6 WF type C package information

Figure 18. PowerFLAT™ 5x6 WF type C package outline



8231817\_WF\_typeC\_r16

DS12596 - Rev 2 page 8/15



Table 7. PowerFLAT™ 5x6 WF type C mechanical data

Dim.		mm	
DIM.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
Е	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
К	1.05		1.35
L	0.90	1.00	1.10
L1	0.175	0.275	0.375
θ	0°		12°

DS12596 - Rev 2 page 9/15



-5.40 --4.60 — - 3.15 <del>—</del> -1.90 <del>-</del> 0.46 0.80 --- 1.65-0.80 -6.60 -1.25-0.90 0.65 (x4)-<del>-</del>1.27 <del>-</del> — 3.81 —

Figure 19. PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)


8231817\_FOOTPRINT\_rev16

DS12596 - Rev 2 page 10/15



## 4.2 PowerFLAT™ 5x6 WF packing information

Figure 20. PowerFLAT™ 5x6 WF tape (dimensions are in mm)




- Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is  $\pm$  0.20 .
- (III) Measured from centreline of sprocket hole to centreline of pocket.

Base and bulk qua ntity 3000 pcs

8234350\_TapeWF\_rev\_C

Figure 21. PowerFLAT™ 5x6 package orientation in carrier tape



DS12596 - Rev 2 page 11/15



Figure 22. PowerFLAT™ 5x6 reel (dimensions are in mm)

DS12596 - Rev 2 page 12/15



# **Revision history**

**Table 8. Document revision history** 

Date	Version	Changes
30-May-2018	1	Initial release
27-Jun-2018	2	Updated title and features in cover page.

DS12596 - Rev 2 page 13/15



# **Contents**

1	Elec	trical ratings	2
2		trical characteristics	
	2.1	Electrical characteristics (curves)	4
3	Test	circuits	6
4	Pacl	kage information	7
	4.1	PowerFLAT™ 5x6 WF type C package information	7
	4.2	PowerFLAT™ 5x6 WF packing information	10
Rev	vision	history	13



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS12596 - Rev 2 page 15/15