

AOW2500

150V N-Channel MOSFET

General Description

The AOW2500 uses Trench MOSFET technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{\text{DS(ON)}},$ Ciss and Coss. This device is ideal for boost converters and synchronous rectifiers for consumer, telecom, industrial power supplies and LED backlighting.

Product Summary

 $\begin{array}{lll} V_{DS} & & 150 V \\ I_{D} \; (at \; V_{GS} \! = \! 10 V) & & 152 A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10 V) & & < 6.2 m \Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 6 V) & & < 7.3 m \Omega \end{array}$

100% UIS Tested 100% R_g Tested



TO-262

Top View Bottom View





Absolute Maximum Ratings T_A=25°C unless otherwise noted Parameter Units Symbol Maximum Drain-Source Voltage V_{DS} 150 V_{GS} Gate-Source Voltage ±20 ٧ T_C=25°C 152 Continuous Drain I_D T_C=100°C 107 Α Current Pulsed Drain Current (440 I_{DM} T_A=25°C 11.5 Continuous Drain Α I_{DSM} T_A=70°C Current 9.0 Avalanche Current C 65 Α I_{AS} Avalanche energy L=0.3mH ^C 634 EAS mJ T_C=25°C 375 P_D W T_C=100°C Power Dissipation B 187.5 T_A=25°C 2.1 P_{DSM} W Power Dissipation A T_A=70°C 1.3 T_J, T_{STG} °C Junction and Storage Temperature Range -55 to 175

Thermal Characteristics									
Parameter		Symbol Typ		Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s	D	12	15	°C/W				
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	48	60	°C/W				
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.26	0.4	°C/W				



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC I	PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		150			V
I _{DSS}	Zero Gate Voltage Drain Current	V_{DS} =150V, V_{GS} =0V				1	μА
	Zero Gate Voltage Brain Gurrent		T _J =55°C			5	μΑ
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		2.3	2.8	3.5	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A			5.1	6.2	mΩ
		TO262	T _J =125°C		9.9	12	1117.5
	Static Brain-Gource On-Nesistance	V _{GS} =6V, I _D =20A TO262			5.6	7.3	mΩ
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_{D}=20A$			70		S
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V			0.66	1	V
Is	Maximum Body-Diode Continuous Current					152	Α
DYNAMI	C PARAMETERS				•		
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =75V, f=1MHz			6460		pF
C _{oss}	Output Capacitance				586		pF
C _{rss}	Reverse Transfer Capacitance				22		pF
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		1	2.1	3.2	Ω
SWITCH	ING PARAMETERS						
$Q_{g(10V)}$	Total Gate Charge	V _{GS} =10V, V _{DS} =75V, I _D =20A			97	136	nC
Q_{gs}	Gate Source Charge				22.5		nC
Q_{gd}	Gate Drain Charge				17		nC
t _{D(on)}	Turn-On DelayTime				18.5		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =75V, R_L =3.75 Ω , R_{GEN} =3 Ω			20		ns
t _{D(off)}	Turn-Off DelayTime				67.5		ns
t _f	Turn-Off Fall Time				14		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=500A/μs			90		ns
Q_{rr}	Body Diode Reverse Recovery Charge I _F =20A, dl/dt=500A/μs		s		1090		nC

A. The value of R_{QJA} is measured with the device mounted on 1in^2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R $_{QJA}$ and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation P_D is based on $T_{J(MAX)}$ =175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =175° C. Ratings are based on low frequency and duty cycles to keep initial T_J =25° C.

D. The R_{BJA} is the sum of the thermal impedance from junction to case R_{BJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}=175^{\circ}$ C. The SOA curve provides a single pulse rating.

G. The maximum current limited by package.


H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



V_{DS} (Volts) Fig 1: On-Region Characteristics (Note E)



V_{GS}(Volts)
Figure 2: Transfer Characteristics (Note E)



I_D (A)
Figure 3: On-Resistance vs. Drain Current and Gate
Voltage (Note E)






Figure 4: On-Resistance vs. Junction Temperature (Note E)




V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)






TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

