

## **MOSFET**

## OptiMOS<sup>™</sup> 6 Power-Transistor, 100 V

#### **Features**

- N-channel, normal level
- Very low on-resistance R<sub>DS(on)</sub>
- Excellent gate charge x R<sub>DS(on)</sub> product (FOM) Very low reverse recovery charge (Q<sub>rr</sub>)
- · High avalanche energy rating
- 175°C operating temperature
- Optimized for high frequency switching and synchronous rectification
  Pb-free lead plating; RoHS compliant
  Halogen-free according to IEC61249-2-21

- MSL 1 classified according to J-STD-020




Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters** 

Table 1 1toy 1 of total and 1 of total							
Parameter	Value	Unit					
<b>V</b> <sub>DS</sub>	100	V					
$R_{DS(on),max}$	23	mΩ					
I <sub>D</sub>	31	Α					
Qoss	14	nC					
Q <sub>G</sub> (0V10V)	7.4	nC					
Q <sub>rr</sub> (100A/µs)	23	nC					











Type / Ordering Code	Package	Marking	Related Links
ISZ230N10NM6	PG-TSDSON-8 FL	230N1N6	-

# OptiMOS<sup>™</sup> 6 Power-Transistor, 100 V



## **Table of Contents**

escription	1
1aximum ratings	3
hermal characteristics	3
lectrical characteristics	4
lectrical characteristics diagrams	6
ackage Outlines	0
evision History	1
rademarks 1	1
nisclaimer	1

## OptiMOS<sup>™</sup> 6 Power-Transistor, 100 V ISZ230N10NM6



## 1 Maximum ratings at $T_A$ =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatar	Cymahal		Value	S	l lmi4	N	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current <sup>1)</sup>	I <sub>D</sub>	- - - -	- - -	31 22 19 7.7	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =8 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10V, $T_{\rm A}$ =25°C, $R_{\rm thJA}$ =50°C/W <sup>2</sup> )	
Pulsed drain current <sup>3)</sup>	I <sub>D,pulse</sub>	-	-	124	Α	<i>T</i> <sub>A</sub> =25 °C	
Avalanche current, single pulse <sup>4)</sup>	I <sub>AS</sub>	-	-	10	Α	T <sub>C</sub> =25 °C	
Avalanche energy, single pulse	<b>E</b> AS	-	-	65	mJ	$I_D$ =4 A, $R_{GS}$ =25 $\Omega$	
Gate source voltage	V <sub>GS</sub>	-20	-	20	V	-	
Power dissipation	P <sub>tot</sub>	-	-	48 3.0	W	T <sub>C</sub> =25 °C T <sub>A</sub> =25 °C, R <sub>thJA</sub> =50 °C/W <sup>2)</sup>	
Operating and storage temperature	$T_{\rm j},~T_{\rm stg}$	-55	-	175	°C	-	

#### 2 Thermal characteristics

Table 3 Thermal characteristics

Downwotor	Cumbal	Values			l lmi4	Note / Test Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Thermal resistance, junction - case, bottom	R <sub>thJC</sub>	-	1.6	3.1	°C/W	-
Thermal resistance, junction - case, top	R <sub>thJC</sub>	-	-	20	°C/W	-
Thermal resistance, junction - ambient, 6 cm² cooling area	R <sub>thJA</sub>	-	-	50	°C/W	-

<sup>&</sup>lt;sup>1)</sup> Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.

2) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain

connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

4) See Diagram 13 for more detailed information

# OptiMOS<sup>™</sup> 6 Power-Transistor, 100 V ISZ230N10NM6



### 3 Electrical characteristics

at T<sub>j</sub>=25 °C, unless otherwise specified

**Table 4** Static characteristics

D	0		Values			Nata (Tanto Caralitian
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	100	-	-	V	V <sub>GS</sub> =0 V, I <sub>D</sub> =1 mA
Gate threshold voltage	V <sub>GS(th)</sub>	2.3	2.8	3.3	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =13 μA
Zero gate voltage drain current	I <sub>DSS</sub>	-	0.1 10	1.0 100	μΑ	V <sub>DS</sub> =80 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =25 °C V <sub>DS</sub> =80 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =125 °C <sup>1)</sup>
Gate-source leakage current	$I_{\mathrm{GSS}}$	-	10	100	nA	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V
Drain-source on-state resistance	R <sub>DS(on)</sub>	-	19.6 23.8	23 30	mΩ	V <sub>GS</sub> =10 V, I <sub>D</sub> =10 A V <sub>GS</sub> =8 V, I <sub>D</sub> =5 A
Gate resistance	R <sub>G</sub>	0.55	1.0	1.65	Ω	-
Transconductance	<b>g</b> fs	6.3	13	-	S	$ V_{DS}  \ge 2 I_D R_{DS(on)max}, I_D = 10 A$

Table 5 Dynamic characteristics

Devementar	Cymahal	Values			1.1	Nata (Tast Oan dition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance	C <sub>iss</sub>	-	530	690	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =50 V, f=1 MHz
Output capacitance <sup>1)</sup>	Coss	-	120	150	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =50 V, f=1 MHz
Reverse transfer capacitance <sup>1)</sup>	C <sub>rss</sub>	-	6.5	9.8	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =50 V, f=1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	4	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =5 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Rise time	t <sub>r</sub>	-	1	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =5 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Turn-off delay time	$t_{\sf d(off)}$	-	6.5	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =5 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Fall time	t <sub>f</sub>	-	7	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =5 A, $R_{\rm G,ext}$ =1.6 $\Omega$

Table 6 Gate charge characteristics<sup>2)</sup>

Parameter	O. mak al		Values	5	Ī., .,	
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge <sup>1)</sup>	$Q_{ m gs}$	-	2.5	3.3	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =5 A, $V_{\rm GS}$ =0 to 10 V
Gate charge at threshold <sup>1)</sup>	$Q_{g(th)}$	-	1.5	1.8	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =5 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge <sup>1)</sup>	$Q_{ m gd}$	-	1.5	2.3	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =5 A, $V_{\rm GS}$ =0 to 10 V
Switching charge	Q <sub>sw</sub>	-	2.5	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =5 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total <sup>1)</sup>	Qg	-	7.4	9.3	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =5 A, $V_{\rm GS}$ =0 to 10 V
Gate plateau voltage	V <sub>plateau</sub>	-	4.8	-	V	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =5 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total, sync. FET	Q <sub>g(sync)</sub>	-	6.5	-	nC	V <sub>DS</sub> =0.1 V, V <sub>GS</sub> =0 to 10 V
Output charge <sup>1)</sup>	Q <sub>oss</sub>	-	14	17	nC	V <sub>DS</sub> =50 V, V <sub>GS</sub> =0 V

 $<sup>^{1)}</sup>$  Defined by design. Not subject to production test.  $^{2)}$  See "Gate charge waveforms" for parameter definition

# OptiMOS<sup>™</sup> 6 Power-Transistor, 100 V





### Table 7 Reverse diode

Parameter	Oh a l		Values			
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continuous forward current	Is	-	-	31	Α	T <sub>C</sub> =25 °C
Diode pulse current	I <sub>S,pulse</sub>	-	-	124	Α	T <sub>C</sub> =25 °C
Diode forward voltage	V <sub>SD</sub>	-	0.84	1.0	V	V <sub>GS</sub> =0 V, I <sub>F</sub> =10 A, T <sub>j</sub> =25 °C
Reverse recovery time <sup>1)</sup>	t <sub>rr</sub>	-	30	45	ns	V <sub>R</sub> =50 V, I <sub>F</sub> =5 A, di <sub>F</sub> /dt=100 A/μs
Reverse recovery charge <sup>1)</sup>	Qrr	-	23	34.5	nC	V <sub>R</sub> =50 V, I <sub>F</sub> =5 A, di <sub>F</sub> /dt=100 A/μs
Reverse recovery time <sup>1)</sup>	<i>t</i> <sub>rr</sub>	-	14	21	ns	V <sub>R</sub> =50 V, I <sub>F</sub> =5 A, d <i>i</i> <sub>F</sub> /d <i>t</i> =1000 A/μs
Reverse recovery charge <sup>1)</sup>	Qrr	-	86.5	130	nC	V <sub>R</sub> =50 V, I <sub>F</sub> =5 A, d <i>i</i> <sub>F</sub> /d <i>t</i> =1000 A/μs





## 4 Electrical characteristics diagrams






























## 5 Package Outlines



PACKAGE - GROUP NUMBER:	PG-TSDS	PG-TSDSON-8-U03				
REVISION: 03	DATE:	20.10.2020				
DIMENSIONS	MILLIN	IETERS				
DIMENSIONS	MIN.	MAX.				
Α	0.90	1.10				
b	0.24	0.44				
С	(0.	20)				
D	3.20	3.40				
D1	2.19	2.39				
D2	1.54	1.74				
E	3.20	3.40				
E1	2.01	2.21				
E2	0.10	0.30				
е	0.65					
L	0.30	0.50				
L1	0.40	0.60				
L2	0.50	0.70				
aaa	0.0	06				

Figure 1 Outline PG-TSDSON-8 FL, dimensions in mm

## OptiMOS<sup>™</sup> 6 Power-Transistor, 100 V



#### **Revision History**

ISZ230N10NM6

Revision: 2023-02-10, Rev. 2.2

Previous Revision

1 10 110 40 1	1 To Nodo Tro Notori						
Revision	Date	Subjects (major changes since last revision)					
2.0	2021-07-05	Release of final version					
2.1	2021-07-20	Update Diagram 10 and IAS					
2.2	2023-02-10	Update SOA Diagram					

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2023 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.