

# **N-Channel Power MOSFET**

100V, 46A, 16mΩ

#### **FEATURES**


- Low R<sub>DS(ON)</sub> to minimize conductive losses
- Logic level
- Low gate charge for fast power switching
- 100% UIS and R<sub>g</sub> tested
- Compliant to RoHS directive 2011/65/EU and in accordance to WEEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21

| KEY PERFORMANCE PARAMETERS |                 |       |      |
|----------------------------|-----------------|-------|------|
| PARAMETER                  |                 | VALUE | UNIT |
| $V_{DS}$                   |                 | 100   | V    |
| R <sub>DS(on)</sub> (max)  | $V_{GS} = 10V$  | 16    | 0    |
|                            | $V_{GS} = 4.5V$ | 20    | mΩ   |
| $Q_g$                      |                 | 36    | nC   |



#### **APPLICATIONS**

- BLDC Motor Control
- Telecom power
- Primary and Secondary Side Switch



Note: MSL 1 (Moisture Sensitivity Level) per J-STD-020

| ABSOLUTE MAXIMUM RAT                    | INGS ( $I_A = 25$ °C un         | less otherwise not                | ed)          |      |
|---|---------------------------------|-----------------------------------|--------------|------|
| PARAMETER                               |                                 | SYMBOL                            | LIMIT        | UNIT |
| Drain-Source Voltage                    |                                 | $V_{DS}$                          | 100          | V    |
| Gate-Source Voltage                     |                                 | $V_{GS}$                          | ±20          | V    |
| Continuous Drain Current (Note 1)       | $T_C = 25^{\circ}C$             | - I <sub>D</sub>                  | 46           | А    |
| Continuous Drain Current                | $T_C = 25$ °C<br>$T_A = 25$ °C  |                                   | 8            |      |
| Pulsed Drain Current                    |                                 | I <sub>DM</sub>                   | 184          | Α    |
| Single Pulse Avalanche Current (Note 2) |                                 | I <sub>AS</sub>                   | 26           | А    |
| Single Pulse Avalanche Energy (Note 2)  |                                 | E <sub>AS</sub>                   | 101          | mJ   |
| Total Power Dissipation                 | $T_C = 25^{\circ}C$             | P <sub>D</sub>                    | 83           | 107  |
|   | $T_C = 25$ °C<br>$T_C = 125$ °C |                                   | 17           | W    |
| Total Power Dissipation                 | T <sub>A</sub> = 25°C           | P <sub>D</sub>                    | 2.6          | 10/  |
|   | T <sub>A</sub> = 125°C          |                                   | 0.5          | W    |
| Operating Junction and Storage Temp     | erature Range                   | T <sub>J</sub> , T <sub>STG</sub> | - 55 to +150 | °C   |

| THERMAL PERFORMANCE                    |                 |       |      |  |
|--|-----------------|-------|------|--|
| PARAMETER                              | SYMBOL          | LIMIT | UNIT |  |
| Junction to Case Thermal Resistance    | $R_{\Theta JC}$ | 1.5   | °C/W |  |
| Junction to Ambient Thermal Resistance | $R_{\Theta JA}$ | 48    | °C/W |  |

**Thermal Performance Note:**  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistances. The case-thermal reference is defined at the solder mounting surface of the drain pins.  $R_{\theta JA}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.

1



| PARAMETER                         | CONDITIONS   | SYMBOL              | MIN | TYP  | MAX  | UNIT |
|-----------------------------------|--|---------------------|-----|------|------|------|
| Static                            |  |                     |     |      |      | •    |
| Drain-Source Breakdown Voltage    | $V_{GS} = 0V, I_D = 250\mu A$                                | BV <sub>DSS</sub>   | 100 |      |      | V    |
| Gate Threshold Voltage            | $V_{GS} = V_{DS}, I_{D} = 250 \mu A$                         | $V_{GS(TH)}$        | 1.2 | 1.9  | 2.5  | V    |
| Gate-Source Leakage Current       | $V_{GS} = \pm 20V, V_{DS} = 0V$                              | I <sub>GSS</sub>    |     |      | ±100 | nA   |
| Drain-Source Leakage Current      | $V_{GS} = 0V, V_{DS} = 100V$                                 | I <sub>DSS</sub>    |     | 1    |      |      |
|                                   | $V_{GS} = 0V, V_{DS} = 100V$<br>$T_{J} = 125^{\circ}C$       |                     |     |      | 100  | μΑ   |
| Drain-Source On-State Resistance  | $V_{GS} = 10V, I_D = 8A$                                     | _                   |     | 14   | 16   | mΩ   |
| (Note 3)                          | $V_{GS} = 4.5V, I_D = 7A$                                    | R <sub>DS(on)</sub> |     | 16   | 20   |      |
| Forward Transconductance (Note 3) | $V_{DS} = 5V, I_{D} = 8A$                                    | g <sub>fs</sub>     |     | 38   |      | S    |
| Dynamic (Note 4)                  |  |                     |     |      |      |      |
| Total Gate Charge                 | $V_{GS} = 10V, V_{DS} = 50V,$ $I_{D} = 8A$                   | $Q_g$               |     | 73   |      |      |
| Total Gate Charge                 | $V_{GS} = 4.5V, V_{DS} = 50V,$                               | $Q_g$               |     | 36   |      | nC   |
| Gate-Source Charge                |  | Q <sub>gs</sub>     |     | 17   |      |      |
| Gate-Drain Charge                 | $I_D = 7A$   | $Q_{gd}$            |     | 15   |      |      |
| Input Capacitance                 | $V_{GS} = 0V, V_{DS} = 50V$<br>f = 1.0MHz                    | C <sub>iss</sub>    |     | 4431 |      |      |
| Output Capacitance                |  | C <sub>oss</sub>    |     | 158  |      | pF   |
| Reverse Transfer Capacitance      |  | C <sub>rss</sub>    |     | 45   |      |      |
| Gate Resistance                   | f = 1.0MHz   | $R_g$               | 0.5 | 1.5  | 3    | Ω    |
| Switching (Note 4)                |  |                     |     |      |      |      |
| Turn-On Delay Time                |  | t <sub>d(on)</sub>  |     | 6.2  |      |      |
| Turn-On Rise Time                 | $V_{GS} = 10V, V_{DS} = 50V,$ $I_{D} = 8A, R_{G} = 2\Omega,$ | t <sub>r</sub>      |     | 19   |      |      |
| Turn-Off Delay Time               |  | t <sub>d(off)</sub> |     | 35   |      | ns   |
| Turn-Off Fall Time                |  | t <sub>f</sub>      |     | 21   |      |      |
| Source-Drain Diode                |  |                     |     |      |      |      |
| Forward Voltage (Note 3)          | $V_{GS} = 0V, I_{S} = 8A$                                    | V <sub>SD</sub>     |     |      | 1.2  | V    |
| Reverse Recovery Time             | I <sub>S</sub> = 8A ,  | t <sub>rr</sub>     |     | 31.5 |      | ns   |
| Reverse Recovery Charge           | dl/dt = 100A/µs  | Q <sub>rr</sub>     |     | 40   |      | nC   |

### Notes:

- 1. Silicon limited current only.
- 2. L = 0.3mH,  $V_{GS} = 10$ V,  $V_{DD} = 50$ V,  $R_G = 25\Omega$ ,  $I_{AS} = 26$ A, Starting  $T_J = 25$ °C
- 3. Pulse test: Pulse Width  $\leq$  300µs, duty cycle  $\leq$  2%.
- 4. Switching time is essentially independent of operating temperature.

## **ORDERING INFORMATION**


| PART NO.         | PACKAGE | PACKING            |
|------------------|---------|--------------------|
| TSM160N10LCR RLG | PDFN56  | 2500pcs / 13" Reel |



### **CHARACTERISTICS CURVES**

T<sub>J</sub>, Junction Temperature (°C)

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$ 




3 Version: A1610


V<sub>GS</sub>, Gate to Source Voltage (V)




### **CHARACTERISTICS CURVES**

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$ 







#### Maximum Safe Operating Area, Junction-to-Case



## Source-Drain Diode Forward Current vs. Voltage



#### Normalized Thermal Transient Impedance, Junction-to-Case




t, Square Wave Pulse Duration (sec)







# PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)


### PDFN56








# SUGGESTED PAD LAYOUT (Unit: Millimeters)



5

## **MARKING DIAGRAM**



G = Halogen Free

Y = Year Code

**WW** = Week Code (01~52)

F = Factory Code



Taiwan Semiconductor

### **Notice**

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.