PD - 95510A

International Rectifier

IRFR3518PbFIRFU3518PbF

Applications


- High frequency DC-DC converters
- Lead-Free

HEXFET® Power MOSFET

V _{DSS}	R _{DS(on)} max	I _D
80V	29m $Ω$	30A

Benefits

- Low Gate-to-Drain Charge to Reduce Switching Losses
- Fully Characterized Capacitance Including Effective C_{OSS} to Simplify Design, (See App. Note AN1001)
- Fully Characterized Avalanche Voltage and Current



Absolute Maximum Ratings

	Parameter	Max.	Units
V _{DS}	Drain-to-Source Voltage	80	V
V_{GS}	Gate-to-Source Voltage	± 20	
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, V _{GS} @ 10V	38	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	27	Α
I _{DM}	Pulsed Drain Current ①	150	
P _D @T _C = 25°C	Power Dissipation	110	W
	Linear Derating Factor	0.71	W/°C
dv/dt	Peak Diode Recovery dv/dt 3	5.2	V/ns
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		1.4	
$R_{\theta JA}$	Junction-to-Ambient (PCB mount)®		40	°C/W
$R_{\theta JA}$	Junction-to-Ambient		110	

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	80			V	$V_{GS} = 0V, I_D = 250\mu A$
ΔV _{(BR)DSS} /ΔT _J Breakdown Voltage Temp. Coefficient –			0.09		V/°C	Reference to 25°C, I _D = 1mA ©
R _{DS(on)}	Static Drain-to-Source On-Resistance		24	29	mΩ	V _{GS} = 10V, I _D = 18A ④
V _{GS(th)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
I _{DSS}	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 80V, V_{GS} = 0V$
ויסטי	Diam-to-Source Leakage Current			250	μΛ	$V_{DS} = 64V, V_{GS} = 0V, T_{J} = 150^{\circ}C$
1	Gate-to-Source Forward Leakage	akage —		200	nA	V _{GS} = 20V
I _{GSS}	Gate-to-Source Reverse Leakage			-200	I IIA	V _{GS} = -20V

Dynamic @ $T_J = 25$ °C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
9 _{fs}	Forward Transconductance	34			S	$V_{DS} = 25V, I_{D} = 18A$
Qg	Total Gate Charge		37	56		I _D = 18A
Q _{gs}	Gate-to-Source Charge		11		nC	$V_{DS} = 40V$
Q _{gd}	Gate-to-Drain ("Miller") Charge		12			V _{GS} = 10V ④
t _{d(on)}	Turn-On Delay Time		12			$V_{DD} = 40V$
t _r	Rise Time		25		ns	$I_{D} = 18A$
t _{d(off)}	Turn-Off Delay Time		37		110	$R_G = 9.1\Omega$
t _f	Fall Time		13			V _{GS} = 10V ⊕
C _{iss}	Input Capacitance		1710			V _{GS} = 0V
Coss	Output Capacitance		270			$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		33		pF	f = 1.0MHz
Coss	Output Capacitance		1780			$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MHz$
Coss	Output Capacitance		170			$V_{GS} = 0V, V_{DS} = 64V, f = 1.0MHz$
Coss eff.	Effective Output Capacitance		330			V _{GS} = 0V, V _{DS} = 0V to 64V ⑤

Avalanche Characteristics

	Parameter	Тур.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy®		160	mJ
I _{AR}	Avalanche Current①		18	Α
E _{AR}	Repetitive Avalanche Energy①		11	mJ

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			38		MOSFET symbol
	(Body Diode)			30	A	showing the
I _{SM}	Pulsed Source Current			450		integral reverse
	(Body Diode) ①			150		p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	٧	$T_J = 25^{\circ}C$, $I_S = 18A$, $V_{GS} = 0V$ ④
t _{rr}	Reverse Recovery Time		77		ns	$T_J = 25^{\circ}C, I_F = 18A$
Q _{rr}	Reverse RecoveryCharge		210		nC	di/dt = 100A/µs ④
t _{on}	Forward Turn-On Time	Intr	insic tu	rn-on ti	me is ne	egligible (turn-on is dominated by L _S +L _D)

International TOR Rectifier

IRFR/U3518PbF





Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics






Fig 3. Typical Transfer Characteristics

Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area

International TOR Rectifier

IRFR/U3518PbF




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

International TOR Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit







* V_{GS} = 5V for Logic Level Devices


Fig 14. For N-Channel HEXFET® Power MOSFETs


International IOR Rectifier

D-Pak (TO-252AA) Package Outline









	EC.	NIOT

- DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994. DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].

- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].

 LEAD DIMENSION UNCONTROLLED IN L5

 DIMENSION D1 AND E1 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.

 SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 [0.127] AND
 .010 [0.2540 FROM THE LEAD TIP.

 DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED
 .005" (0.127) PER SIDE, THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST

 EXTREMES OF THE PLASTIC BODY.
- 7,0 OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

		DIMEN	SIONS			
SYMBOL	MILLIM	ETERS	INC	HES		
	MIN.	MAX.	MIN.	MAX.	NOTES	
A	2.18	2.39	.086	.094		
A1		0.13		.005		
b	0,64	0,89	.025	,035	5	LEAD ASSIGNMENTS
ь1	0.64	0.79	.025	0.031	5	
b2	0.76	1,14	.030	.045		<u>HEXFET</u>
b3	4.95	5.46	.195	.215		
С	0.46	0,61	.018	.024	5	1 GATE
c1	0.41	0.56	.016	.022	5	2 DRAIN
c2	.046	0.89	.018	.035	5	3 SOURCE
D	5.97	6.22	.235	.245	6	4 DRAIN
D1	5,21	-	.205	-	4	
E	6.35	6.73	.250	.265	6	IGBTs, CoPACK
E1	4.32	-	.170		4	100 to, Oct Hort
e	2	29	.090	BSC		1,- GATE
н	9.40	10.41	.370	.410		2 COLLECTOR
L	1.40	1.78	.055	.070		3 EMITTER
L1	2.74	REF.	.108	REF.		4 COLLECTOR
L2	0.051	BSC	.020	BSC		
L3	0.89	1.27	.035	.050		
L4		1.02		.040		
L5	1,14	1.52	.045	.060	3	
ø	0.	10*	0*	10*		
øi	0.	15*	0*	15*		
			1			


D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR120 WITH ASSEMBLY


LOT CODE 1234

ASSEMBLED ON WW 16, 1999 IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position indicates "Lead-Free"




OR




International TOR Rectifier

IRFR/U3518PbF

$\textbf{I-Pak (TO-251AA) Package Outline} \ (\textbf{Dimensions are shown in millimeters (inches)} \)$





NOTES:

SYMBOL

A1

ь1

b2

b3

b4

- 1 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994,
- DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3 DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 4 THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.

INCHES

MAX.

.094

0.045

0.035

0.031

0.045

0.215

15*

NOTES

MIN.

0.086

0,035

0.025

0.025

0.030

0.030

0,195

- 5 LEAD DIMENSION UNCONTROLLED IN L3.
- DIMENSION 61, 63 APPLY TO BASE METAL ONLY.
 OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA.

DIMENSIONS

CONTROLLING DIMENSION : INCHES.

MILLIMETERS

2,18

0,89

0.64

0.64

0.76

0.76

5,00

0,

MAX.

1,14

0.89

0.79

1.14

1,04

5,46

15'


LEAD ASSIGNMENTS

<u>HEXFET</u>

- 1,- GATE
- 2.- DRAIN 3.- SOURCE
- 4.- DRAIN

0.46 0.61 0.018 0.024 c1 0,41 0.56 0.016 0.022 c2 .046 0.86 0.018 0.035 D 5.97 0.235 6.22 0,245 3, 4 D1 5.21 0.205 6.73 0.250 F 6.35 0.265 3, 4 E1 4.32 0.170 2,29 0.090 BSC L 8 89 9,60 0.350 0.380 L1 1.91 2.29 0.075 0.090 L2 0.89 1,27 0.035 0.050 L3 1,14 1.52 0.045 0.060


I-Pak (TO-251AA) Part Marking Information




International IOR Rectifier

D-Pak (TO-252AA) Tape & Reel Information


Dimensions are shown in millimeters (inches)





NOTES:

- CONTROLLING DIMENSION : MILLIMETER.
 ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25$ °C, L = 0.99mH $R_G=25\Omega,\ I_{AS}=18A.$
- $\ensuremath{ \Im \ } I_{SD} \leq 18A, \ di/dt \leq 360A/\mu s, \ V_{DD} \leq V_{(BR)DSS},$ $T_{.1} \le 175$ °C.
- 4 Pulse width $\leq 300 \mu s$; duty cycle $\leq 2\%$.
- ⑤ Coss eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- © When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 12/04

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.