

## **MOSFET**

## OptiMOS<sup>™</sup>-T2 Power Transistor, 40 V

## **Features**

- Dual N-channel, logic level
  Fast switching MOSFETs for SMPS
  Optimized technology for Synchronous Rectification
  Pb-free plating; RoHS compliant
  100% Avalanche tested


- · Halogen-free according to IEC61249-2-21
- · Superior thermal resistance


### **Product Validation**

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22

Table 1 **Kev Performance Parameters** 

Parameter	Value	Unit
$V_{ extsf{DS}}$	40	V
R <sub>DS(on),max</sub>	7.2	m $Ω$
I <sub>D</sub>	20	A











Type / Ordering Code	Package	Marking	Related Links
BSC072N04LD	SSO8 dual (TDSON-8-4)	072N04LD	-

# OptiMOS<sup>TM</sup>-T2 Power Transistor, 40 V BSC072N04LD



## **Table of Contents**

escription	1
laximum ratings	3
hermal characteristics	3
lectrical characteristics	3
lectrical characteristics diagrams	5
ackage Outlines	9
evision History 10	C
rademarks 10	C
pisclaimer	ว

## OptiMOS<sup>™</sup>-T2 Power Transistor, 40 V BSC072N04LD



**1 Maximum ratings** at  $T_A$ =25 °C, unless otherwise specified, one transistor active

Table 2 **Maximum ratings** 

Parameter	Cumbal	Values			l lmi4	Nata / Tank Oam differen
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current	I <sub>D</sub>	-	-	20	Α	V <sub>GS</sub> =10 V, T <sub>C</sub> =25 °C
Pulsed drain current <sup>1)</sup>	I <sub>D,pulse</sub>	-	-	80	Α	<i>T</i> <sub>A</sub> =25 °C
Avalanche energy, single pulse <sup>2)</sup>	<b>E</b> AS	-	-	87	mJ	$I_{\rm D}$ =10 A, $R_{\rm GS}$ =25 $\Omega$
Gate source voltage	V <sub>GS</sub>	-16	-	16	V	-
Power dissipation	P <sub>tot</sub>	-	-	65	W	<i>T</i> <sub>C</sub> =25 °C
Operating and storage temperature	T <sub>j</sub> , T <sub>stg</sub>	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56

#### 2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol		Values		Unit	Note / Test Condition	
Farailleter	Symbol	Min. Typ. Max.	Ullit	Note / Test Condition			
Thermal resistance, junction - case, bottom	R <sub>thJC</sub>	-	-	2.3	°C/W	-	
Device on PCB, 6 cm² cooling area <sup>3)</sup>	R <sub>thJA</sub>	-	-	60	°C/W	-	
Device on PCB, minimal footprint <sup>4)</sup>	R <sub>thJA</sub>	_	-	100	°C/W	-	

# 3 Electrical characteristics at $T_j$ =25 °C, unless otherwise specified

Table 4 **Static characteristics** 

Parameter	Cumbal		Values	3	111414	Note / Test Condition	
	Symbol	Min.	Тур.	Max.	Unit		
Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	40	-	-	V	V <sub>GS</sub> =0 V, I <sub>D</sub> =1 mA	
Gate threshold voltage	V <sub>GS(th)</sub>	1.2	1.7	2.2	V	$V_{\rm DS}$ = $V_{\rm GS}$ , $I_{\rm D}$ =30 $\mu {\rm A}$	
Zero gate voltage drain current	I <sub>DSS</sub>	-	0.1 10	1 100	μΑ	V <sub>DS</sub> =40 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =25 °C V <sub>DS</sub> =40 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =125 °C	
Gate-source leakage current	I <sub>GSS</sub>	-	-	100	nA	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V	
Drain-source on-state resistance	R <sub>DS(on)</sub>	-	6.5 8.0	7.2 9.2	mΩ	V <sub>GS</sub> =10 V, I <sub>D</sub> =17 A V <sub>GS</sub> =4.5 V, I <sub>D</sub> =10 A	

See Diagram 3 for more detailed information
 See Diagram 13 for more detailed information
 Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.

4) device mounted on a minimum pad (one layer, 70 µm thick)

# OptiMOS<sup>™</sup>-T2 Power Transistor, 40 V BSC072N04LD



**Table 5** Dynamic characteristics

Parameter	Cumbal		Values	;	11	Note / Took Condition	
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance <sup>1)</sup>	Ciss	-	3070	3990	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =20 V, f=1 MHz	
Output capacitance <sup>1)</sup>	Coss	-	680	880	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =20 V, f=1 MHz	
Reverse transfer capacitance <sup>1)</sup>	C <sub>rss</sub>	-	36	72	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =20 V, f=1 MHz	
Turn-on delay time	t <sub>d(on)</sub>	-	9	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =11 $\Omega$	
Rise time	t <sub>r</sub>	-	4	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =11 $\Omega$	
Turn-off delay time	$t_{\sf d(off)}$	-	50	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =11 $\Omega$	
Fall time	t <sub>f</sub>	-	25	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, $R_{\rm G,ext}$ =11 $\Omega$	

Table 6 Gate charge characteristics<sup>2)</sup>

Parameter	Cumbal		Values		l lmi4	Note / Test Condition
	Symbol	Min.	Тур.	Max.	Unit .	
Gate to source charge	$Q_{gs}$	-	9	13	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge	$Q_{ m gd}$	-	4.1	8.2	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total <sup>1)</sup>	<b>Q</b> g	-	39	52	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V
Gate plateau voltage	V <sub>plateau</sub>	-	3.1	-	V	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =20 A, $V_{\rm GS}$ =0 to 10 V


## Table 7 Reverse diode


Parameter	Cumbal		Values	•	Unit	Note / Took Condition	
	Symbol	Min.	Min. Typ. Max.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	Is	-	-	20	Α	T <sub>C</sub> =25 °C	
Diode pulse current	I <sub>S,pulse</sub>	-	-	80	Α	T <sub>C</sub> =25 °C	
Diode forward voltage	<b>V</b> <sub>SD</sub>	-	0.85	1.1	V	V <sub>GS</sub> =0 V, I <sub>F</sub> =17 A, T <sub>j</sub> =25 °C	
Reverse recovery time <sup>1)</sup>	<i>t</i> <sub>rr</sub>	-	35	-	ns	V <sub>R</sub> =15 V, I <sub>F</sub> =9 A, d <i>i</i> <sub>F</sub> /d <i>t</i> =100 A/μs	
Reverse recovery charge <sup>1)</sup>	Qrr	-	35	-	nC	V <sub>R</sub> =15 V, I <sub>F</sub> =9 A, d <i>i</i> <sub>F</sub> /d <i>t</i> =100 A/μs	

 $<sup>^{1)}</sup>$  Defined by design. Not subject to production test.  $^{2)}$  See "Gate charge waveforms" for parameter definition





# 4 Electrical characteristics diagrams






























# 5 Package Outlines



1) EXCLUDE MOLD FLASH

2) REMOVAL ON MOLD GATE, INTRUSION 0.1 mm PROTRUSION 0.1 mm

ALL METAL SURFACES ARE PLATED EXCEPT AREA OF CUT

DIMENSIONS	MILLIMETERS						
DIMENSIONS	MIN.	MAX.					
Α	0.90	1.10					
A1	0.15	0.35					
b	0.34	0.54					
b1	0.02	0.22					
D	4.95	5.35					
D1	4.20	4.40					
D2	0.50	0.70					
E	5.95	6.35					
E1	5.70	6.10					
E2	4.075	4.275					
E3	4.035	4.235					
E4	0.15	0.35					
е	1.27						
L	0.45	0.65					
M	0.45	0.65					
Θ	8.5° 11.5°						
aaa	0.05						
ddd	0.	10					

DOCUMENT NO. Z8B00189767				
REVISION 01				
SCALE 5:1				
0 1 2 3 4mm				
EUROPEAN PROJECTION				
ISSUE DATE 31.07.2018				

MOLD FLASH ALONG

SIDE OF LEADS

Figure 1 Outline SSO8 dual (TDSON-8-4), dimensions in mm

## OptiMOS<sup>™</sup>-T2 Power Transistor, 40 V BSC072N04LD



## **Revision History**

BSC072N04LD

Revision: 2018-12-11, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)				
2.0	2018-12-11	Release of final version				

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2018 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.