


N-channel 600 V, 22 m Ω typ., 84 A STMESH trench T Power MOSFET in a TO-247 long leads package

TO-247 long leads



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STWA60N028T	600 V	28 mΩ	84 A

- Very low FOM (R_{DS(on)}·Q_g)
- Excellent stability and uniformity
- · Low gate charge, input capacitance and resistance
- Exellent switching performance
- 100% avalanche tested

Application

- Microinverter
- Power supplies and converters

Description

This N-channel Power MOSFET is based on the most innovative STMESH trench T technology, suitable for medium to high-voltage MOSFETs. It features outstanding low on-resistance and reduced gate charge values, thus minimizing conduction losses. The product delivers excellent switching performance and robust avalanche capability. The T series is designed for high power density applications, ensuring the highest efficiency standards.



Product status link STWA60N028T

Product summary			
Order code STWA60N028T			
Marking	60N028T		
Package	TO-247 long leads		
Packing	Tube		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±30	V
1_	Drain current (continuous) at T _C = 25 °C	84	A
I _D	Drain current (continuous) at T _C = 100 °C	53	_ A
I _{DM} ⁽¹⁾	Drain current (pulsed)	391	А
P _{TOT}	Total power dissipation at T _C = 25 °C	481	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	V/ns
T _{stg}	Storage temperature range	-55 to 150	°C
TJ	Operating junction temperature range	-55 (0 150	°C

- 1. Pulse width is limited by safe operating area.
- 2. $I_{SD} \le 42~A,~V_{DS}~(peak) < V_{(BR)DSS},~V_{DD} = 400~V.$
- 3. $V_{DD} = 480 \text{ V}.$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.26	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or non-repetitive (pulse width limited by T _J max.)	12	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	1300	mJ

DS14884 - Rev 1 page 2/12



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified.

Table 4. On/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	600			V
1	Zono moto vielto no duois oviment	V _{GS} = 0 V, V _{DS} = 600 V			5	
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 600 V, T _C = 125 °C ⁽¹⁾			200	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.2	3.7	4.2	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 42 A		22	28	mΩ

^{1.} Specified by design, not tested in production.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 400 V, f = 250 kHz, V _{GS} = 0 V	-	9100	-	pF
C _{oss}	Output capacitance	V_{DS} = 0 to 400 V, V_{GS} = 0 V $f = 250 \text{ kHz, open drain}$ $V_{DD} = 400 \text{ V, } I_{D} = 42 \text{ A, } V_{GS} = 0 \text{ to } 10 \text{ V}$ (see Figure 14. Test circuit for gate charge behavior)	-	183	-	pF
Coss eq. (1)	Equivalent output capacitance		-	1531	-	pF
Rg	Intrinsic gate resistance		-	1	-	Ω
Qg	Total gate charge		-	164	-	nC
Q _{gs}	Gate-source charge		-	42	-	nC
Q _{gd}	Gate-drain charge		-	40	-	nC

^{1.} $C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to stated value.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 300 V, I _D = 42 A,	-	38	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	45	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times	-	125	-	ns
t _f	Curreny fall time	and Figure 18. Switching time waveform)	-	3	-	ns

DS14884 - Rev 1 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		84	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		391	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 84 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 84 A, di/dt = 100 A/µs,	-	534		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V	-	13.9		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	52		Α
t _{rr}	Reverse recovery time	I _{SD} = 84 A, di/dt = 100 A/µs,	-	665		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _J = 150 °C	-	21		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	60		Α

^{1.} Pulse width is limited by safe operating area.

DS14884 - Rev 1 page 4/12

^{2.} Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.



2.1 Electrical characteristics (curves)







Figure 2. Maximum transient thermal impedance Z_{thJC} (°C/W) GPDP200120251623ZTH dutv=0.5 10 -0.1 0.05 0.2 10 -2 R_{thJC} = 0.26 °C/W $duty = t_{on} / T$ Single pulse 10 -3 10 -6 10 -5 10 -4 10 -3 10 -2 10 -1 $t_p(s)$

Figure 3. Typical output characteristics Ι_D (A) GPDP200120251623OCH V_{GS}= 9, 10 V 350 8 V 300 250 200 7 V 150 100 6 V 50 16 $\overline{V}_{DS}(V)$







DS14884 - Rev 1 page 5/12



Figure 7. Typical drain-source on-resistance




Figure 8. Normalized on-resistance vs temperature




Figure 9. Normalized gate threshold vs temperature



Figure 10. Normalized breakdown voltage vs temperature




Figure 11. Typical reverse diode forward characteristics





Figure 12. Typical output capacitance stored energy



DS14884 - Rev 1 page 6/12



3 Test circuits

Figure 13. Test circuit for resistive load switching times

Figure 14. Test circuit for gate charge behavior

Figure 15. Test circuit for inductive load switching and diode recovery times

AM01468v1




Figure 16. Unclamped inductive load test circuit

Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform




DS14884 - Rev 1 page 7/12

4 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-247 long leads package information

Figure 19. TO-247 long leads package outline



BACK VIEW

8463846_5

DS14884 - Rev 1 page 8/12



Table 8. TO-247 long leads package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
A	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.26
b2			3.25
b3			2.25
С	0.59		0.66
D	20.90	21.00	21.10
Е	15.70	15.80	15.90
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
е	5.34	5.44	5.54
L	19.80	19.92	20.10
L1			4.30
M	0.35		0.95
Р	3.50	3.60	3.70
Q	5.60		6.00
S	6.05	6.15	6.25
aaa		0.04	0.10

DS14884 - Rev 1 page 9/12



Revision history

Table 9. Document revision history

Date	Revision	Changes
23-Jan-2025	1	First release.

DS14884 - Rev 1 page 10/12



Contents

1	Elec	ctrical ratings	2
2	Elec	ctrical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	t circuits	7
4	Pac	kage information	8
	4.1	TO-247 long leads package information	8
Rev	/ision	history	10



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS14884 - Rev 1 page 12/12