

AONS66521

150V N-Channel MOSFET

General Description

- Trench Power MOSFET technology
- \bullet Low $R_{\text{DS(ON)}}$ and Gate Charge
- Enhanced Robustness
- RoHS and Halogen-Free Compliant

Product Summary


 $\begin{array}{lll} V_{DS} & 150V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 100A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 9.8 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 8V) & < 11.5 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested



Applications

• High Frequency Switching and Synchronous Rectification



Orderable Part Number	Раскаде туре	Form	Minimum Order Quantity				
AONS66521	DFN 5X6	Tape & Reel	3000				
Absolute Maximum Ratings T _A =25°C unless otherwise noted							

Parameter		Symbol	Maximum	Units
Drain-Source Voltage		V _{DS}	150	V
Gate-Source Voltage		V_{GS}	±20	V
Continuous Drain	T _C =25°C	1	100	
Current	T _C =100°C	I _D	64	A
Pulsed Drain Current ^C		I _{DM}	400	
Continuous Drain	T _A =25°C	1	16	A
Current	T _A =70°C	IDSM	13	
Avalanche Current ^C		I _{AS}	40	Α
Avalanche energy	alanche energy L=0.3mH ^C		240	mJ
Diode reverse recovery V _{DS} =0 to 75V,I _F <=10A,Tj=25°C		dv/dt	30	V/ns
		di/dt	500	A/us
	T _C =25°C	P _D	215	W
Power Dissipation ^B	T _C =100°C	1 p	86	vv
	T _A =25°C	P _{DSM}	6.2	W
Power Dissipation ^A	T _A =70°C	' DSM	4	vv
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.43	0.58	°C/W	



Electrical Characteristics (T₁=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC F	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		150			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =150V, V _{GS} =0V				1	μA
DSS	Zero Gate Voltage Drain Current		T _J =55°C			5	
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		3.5	4	4.5	V
		V _{GS} =10V, I _D =20A			8.2	9.8	mΩ
R _{DS(ON)}	Static Drain-Source On-Resistance		T _J =125°C		15	18	11122
		V_{GS} =8V, I_{D} =20A			8.9	11.5	mΩ
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =20A			50		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.7	1	V
Is	Maximum Body-Diode Continuous Curr	rrent				100	Α
DYNAMIC	PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =75V, f=1MHz			2600		pF
Coss	Output Capacitance				340		pF
C _{rss}	Reverse Transfer Capacitance				3.2		pF
R_g	Gate resistance	f=1MHz		0.7	1.45	2.2	Ω
SWITCHI	NG PARAMETERS						
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =75V, I _D =20A			32	45	nC
Q_{gs}	Gate Source Charge				14		nC
Q_{gd}	Gate Drain Charge				6.2		nC
Q _{oss}	Output Charge	V_{GS} =0V, V_{DS} =75V			120		nC
t _{D(on)}	Turn-On DelayTime				16		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =75V, R_{L} =3.75 Ω , R_{GEN} =3 Ω			4.5		ns
$t_{D(off)}$	Turn-Off DelayTime				22.5		ns
t _f	Turn-Off Fall Time				11		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			68		ns
Q_{rr}	Body Diode Reverse Recovery Charge	_e I _F =20A, di/dt=500A/μs			640		nC

A. The value of R_{aJA} is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{aJA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

Rev.2.1: November 2023 **www.aosmd.com** Page 2 of 6

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =150° C.

D. The $R_{\theta,JA}$ is the sum of the thermal impedance from junction to case $R_{\theta,JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



 $V_{\rm DS}$ (Volts) Figure 1: On-Region Characteristics (Note E)



V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)



 ${\rm I_D}\left({\rm A} \right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)






Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 ${\bf Q_g}$ (nC) Figure 7: Gate-Charge Characteristics




V_{DS} (Volts)
Figure 8: Capacitance Characteristics



V_{GS}> or equal to 8V Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Case (Note F)




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

