

AON6440

40V N-Channel MOSFET SDMOS ™

General Description

The AON6440 is fabricated with SDMOSTM trench technology that combines excellent R_{DS(ON)} with low gate charge. The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.


Product Summary


 $\begin{array}{lll} V_{DS} & 40V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 85A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 3.4 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5 V) & < 4.5 m\Omega \end{array}$

100% UIS Tested 100% R_g Tested









Absolute Maximum Ratings T₄=25℃ unless otherwise noted

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	40	V	
Gate-Source Voltage		V _{GS}	±20	V	
Continuous Drain	T _C =25℃		85		
Current ^G	T _C =100℃	I _D	67	A	
Pulsed Drain Current ^c		I _{DM}	250		
Continuous Drain	T _A =25℃		20	Δ.	
Current	T _A =70℃	IDSM	15	A	
Avalanche Current ^C		I _{AR}	72	A	
Repetitive avalanche energy L=0.1mH ^C		E _{AR}	259	mJ	
	T _C =25℃	р	83	W	
Power Dissipation ^B	T _C =100℃	P _D	33	VV	
	T _A =25℃	Р	2.3	W	
Power Dissipation ^A	T _A =70℃	P _{DSM}	1.4	VV	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	C	

Thermal Characteristics									
Parameter	Symbol	Тур	Max	Units					
Maximum Junction-to-Ambient A	t ≤ 10s	D	14	17	€/M				
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	55	€/M				
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	1	1.5	€\M				



Electrical Characteristics (T_J=25℃ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units				
STATIC PARAMETERS										
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	40			V				
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =40V, V _{GS} =0V			100	^				
		T _J =5	55°C		500	μΑ				
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±20V			100	nA				
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250\mu A$	1.2	1.7	2.2	V				
$I_{D(ON)}$	On state drain current	V_{GS} =10V, V_{DS} =5V	250			Α				
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A		2.8	3.4	mΩ				
		T _J =12	25℃	4.6	5.5	11122				
		V_{GS} =4.5V, I_D =20A		3.6	4.5	mΩ				
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =20A		76		S				
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.7	1	V				
Is	Maximum Body-Diode Continuous Curr			85	Α					
DYNAMIC	PARAMETERS									
C _{iss}	Input Capacitance		4000	5000	6000	pF				
C _{oss}	Output Capacitance	V_{GS} =0V, V_{DS} =20V, f=1MHz	550	780	1000	pF				
C _{rss}	Reverse Transfer Capacitance		180	300	420	pF				
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, f=1MHz	0.5	1	1.5	Ω				
SWITCHII	NG PARAMETERS									
Q _g (10V)	Total Gate Charge		65	81	97	nC				
Q _g (4.5V)	Total Gate Charge	V _{GS} =10V, V _{DS} =20V, I _D =20A	32	40	48	nC				
Q_{gs}	Gate Source Charge	V _{GS} -10V, V _{DS} -20V, I _D -20A	11	14	17	nC				
Q_{gd}	Gate Drain Charge		9	15	21	nC				
t _{D(on)}	Turn-On DelayTime			13.7		ns				
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =20V, R_L =1 Ω ,		4.5		ns				
$t_{D(off)}$	Turn-Off DelayTime	R_{GEN} =3 Ω		54		ns				
t _f	Turn-Off Fall Time			10		ns				
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=500A/μs	13	16	19	ns				
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, dI/dt=500A/μs	30	38	45	nC				

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 150°C may be used if the PCB allows it.

- B. The power dissipation P_D is based on $T_{J(MAX)}$ =150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =150°C. Ratings are based on low frequency and duty cycles to keep initial T_J =25°C.Maximum UIS current limited by test equipment .
- D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case $R_{\theta JC}$ and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150°C. The SOA curve provides a single pulse ratin g.
- G. The maximum current rating is limited by Package.
- H. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25 $^{\circ}$ C.

Rev 1: Nov. 2010

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev 0: January 2009 www.aosmd.com Page 2 of 7






Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)






Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)






Figure 12: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)





Figure 14: Current De-rating (Note F)



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-toAmbient (Note H)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Rev 0: January 2009 www.aosmd.com Page 5 of 7






Figure 17: Diode Reverse Recovery Charge and Peak Current vs. Conduction Current




Figure 18: Diode Reverse Recovery Time and Softness Factor vs. Conduction Current




Figure 19: Diode Reverse Recovery Charge and Peak Current vs. di/dt






Figure 20: Diode Reverse Recovery Time and Softness Factor vs. di/dt





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

