

MOSFET

Metal Oxide Semiconductor Field Effect Transistor

OptiMOSTM

OptiMOS™3 Power-Transistor, 100 V BSZ440N10NS3 G

Data Sheet

Rev. 2.1 Final





BSZ440N10NS3 G

1 **Description**


Features


- Very low gate charge for high frequency applications
- Optimized for dc-dc conversion
- N-channel, normal level
- Excellent gate charge x R_{DS(on)} product (FOM)

- Very low on-resistance R_{DS(on)}
 150 °C operating temperature
 Pb-free lead plating; RoHS compliant
 Qualified according to JEDEC¹⁾ for target application
 Halogen-free according to IEC61249-2-21



Table 1 Rey Feriorinance Farameters							
Parameter	Value	Unit					
$V_{ extsf{DS}}$	100	V					
R _{DS(on),max}	44	mΩ					
I _D	18	А					











Type / Ordering Code	Package	Marking	Related Links
BSZ440N10NS3 G	PG-TSDSON-8	440N10N	-



OptiMOS™3 Power-Transistor, 100 V

BSZ440N10NS3 G

Table of Contents

Description
Maximum ratings
Thermal characteristics
Electrical characteristics
Electrical characteristics diagrams
Package Outlines
Revision History
Disclaimer





BSZ440N10NS3 G

2 Maximum ratings at $T_j = 25$ °C, unless otherwise specified

Table 2 at 25 °C **Maximum ratings**

Barrara da n	0	Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current	I _D	- - -	-	18 11 5.3	A	$T_{\rm C}$ =25 °C $T_{\rm C}$ =100 °C $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =50 K/W ¹⁾
Pulsed drain current ²⁾	I _{D,pulse}	-	-	72	Α	T _C =25 °C
Avalanche energy, single pulse	E AS	-	-	17	mJ	I_D =12 A, R_{GS} =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	29	W	T _C =25 °C
Operating and storage temperature	T _j , T _{stg}	-55	-	150	°C	IEC climatic category; DIN IEC 68-1: 55/150/56

3 Thermal characteristics

Table 3 **Thermal characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
Farameter	Symbol	Min.	Тур.	Max.	Ullit	Note / Test Condition
Thermal resistance, junction - case	RthJC	-	-	4.3	K/W	-
Thermal resistance, junction - ambient, 6 cm² cooling area ¹⁾	R _{thJA}	-	-	50	K/W	-

Final Data Sheet 4 Rev. 2.1, 2015-02-06

 $^{^{1)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air. $^{2)}$ see figure 3



4 Electrical characteristics

Table 4 Static characteristics

Davamenta.	Comple ed		Values			
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	100	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	V _{GS(th)}	2	2.7	3.5	V	$V_{\rm DS}=V_{\rm GS},\ I_{\rm D}=12\ \mu{\rm A}$
Zero gate voltage drain current	I _{DSS}	-	0.01 10	1 100	μΑ	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C
Gate-source leakage current	I _{GSS}	-	1	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	38 48	44 86	mΩ	V _{GS} =10 V, I _D =12 A V _{GS} =6 V, I _D =6 A
Gate resistance	R _G	-	1.5	-	Ω	-
Transconductance	g fs	8	15	-	S	

Table 5 Dynamic characteristics

Davamatan	Cymahal		Values			Note / Took Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance ¹⁾	Ciss	-	480	640	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Output capacitance ¹⁾	Coss	-	87	120	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Reverse transfer capacitance	Crss	-	6	-	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Turn-on delay time	t _{d(on)}	-	4.3	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =6 A, $R_{\rm G}$ =1.6 Ω
Rise time	t _r	-	1.8	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =6 A, $R_{\rm G}$ =1.6 Ω
Turn-off delay time	$t_{ m d(off)}$	-	9.1	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =6 A, $R_{\rm G}$ =1.6 Ω
Fall time	t _f	-	2.0	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =6 A, $R_{\rm G}$ =1.6 Ω

Table 6 Gate charge characteristics²⁾

Dovomotor	Cumbal	Values			11:4	Nata / Taat Canditian
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q_{gs}	-	2.2	-	nC	V_{DD} =50 V, I_{D} =6 A, V_{GS} =0 to 10 V
Gate to drain charge	$Q_{ m gd}$	-	1.3	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =6 A, $V_{\rm GS}$ =0 to 10 V
Switching charge	Q _{sw}	-	2.0	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =6 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total ¹⁾	Qg	-	6.8	9.1	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =6 A, $V_{\rm GS}$ =0 to 10 V
Gate plateau voltage	V _{plateau}	-	4.5	-	V	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =6 A, $V_{\rm GS}$ =0 to 10 V
Output charge ¹⁾	Qoss	-	9.0	12	nC	V _{DD} =50 V, V _{GS} =0 V

 $^{^{\}rm 1)}$ Defined by design. Not subject to production test. $^{\rm 2)}$ See "Gate charge waveforms" for parameter definition



OptiMOS™3 Power-Transistor, 100 V


BSZ440N10NS3 G


Table 7 Reverse diode

Dovometer	Symbol		Values			Note / Test Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continous forward current	I _S	-	-	18	Α	T _C =25 °C
Diode pulse current	I _{S,pulse}	-	-	72	Α	<i>T</i> _C =25 °C
Diode forward voltage	V _{SD}	-	1	1.2	V	V _{GS} =0 V, I _F =18 A, T _j =25 °C
Reverse recovery time	<i>t</i> _{rr}	-	44	-	ns	V _R =50 V, I _F =6 A, d <i>i</i> _F /d <i>t</i> =100 A/μs
Reverse recovery charge	Qrr	-	61	-	nC	V_R =50 V, I_F =6 A, d_{I_F}/d_{I_F} =100 A/ μ s





5 Electrical characteristics diagrams
































6 Package Outlines



F7





DIM	MILLIME	TERS	INCH	ES			
ЫМ	MIN	MAX	MIN	MAX			
Α	0.90	1.10	0.035	0.043			
b	0.24	0.44	0.009	0.017			
b1	0.10	0.30	0.004	0.012			
b2	0.20	0.44	0.008	0.017			
D=D1	3.20	3.40	0.126	0.134			
D2	2.15	2.45	0.085	0.096			
E	3.20	3.40	0.126	0.134			
E4	1.60	1.81	0.063	0.071			
E5	0.59	0.86	0.023	0.034			
е	0.6	35	0.026				
N	8	}	8				
L	0.30	0.56	0.012	0.022			
L1	0.33	0.60	0.013 0.024				
aaa	0.2	5	0.010				
F1	3.8	0	0.150				
F2	2.29		0.090				
F3	0.3	1	0.012				
F4	0.3	4	0.013				
F5	0.6	5	0.026				
F6	0.8	0	0.0	31			
F7	2.3	6	0.0	0.093			

DOCUMENT NO. Z8B00131645 SCALE 0 2.5 0 2.5 5mm EUROPEAN PROJECTION ISSUE DATE 17-09-2008 REVISION 02	
2.5- 0 2.5 5mm EUROPEAN PROJECTION ISSUE DATE 17-09-2008 REVISION	
0 2.5 EUROPEAN PROJECTION ISSUE DATE 17-09-2008 REVISION	SCALE 0
ISSUE DATE 17-09-2008 REVISION	0 2.5
17-09-2008 REVISION	EUROPEAN PROJECTION
17-09-2008 REVISION	

Figure 1 Outline PG-TSDSON-8, dimensions in mm/inches



OptiMOS™3 Power-Transistor, 100 V

BSZ440N10NS3 G

Revision History

BSZ440N10NS3 G

Revision: 2015-02-06, Rev. 2.1

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.1	2015-02-06	Insert pin numbered package drawing and trr and Qrr values

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2015 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.