

### STE145N65M5

# N-channel 650 V, 0.012 Ω typ., 143 A MDmesh™ M5 Power MOSFET in an ISOTOP package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub> @ T <sub>Jmax</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STE145N65M5	710 V	0.015 Ω	143 A

- Extremely low R<sub>DS(on)</sub>
- Low gate charge and input capacitance
- Excellent switching performance
- 100% avalanche tested

### **Applications**

Switching applications

### Description

This device is an N-channel Power MOSFET based on the MDmesh™ M5 innovative vertical process technology combined with the well-known PowerMESH™ horizontal layout. The resulting product offers extremely low onresistance, making it particularly suitable for applications requiring high power and superior efficiency.

**Table 1: Device summary** 

Order code	Marking	Package	Packaging
STE145N65M5	145N65M5	ISOTOP	Tube

Contents STE145N65M5

## Contents

1	Electric	al ratings	3
		cal characteristics	
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	ISOTOP package information	10
5	Revisio	on history	12

STE145N65M5 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	± 25	V
$I_D$	Drain current (continuous) at T <sub>C</sub> = 25 °C	143	Α
$I_D$	Drain current (continuous) at T <sub>C</sub> = 100 °C	90	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	572	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	679	W
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by Tj max)	12	А
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_j$ = 25 °C, $I_D$ = $I_{AR}$ , $V_{DD}$ = 50 V)	2420	mJ
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	15	V/ns
V <sub>ISO</sub>	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, t = 60 s)	2.5	kV
T <sub>stg</sub>	Storage temperature	- 55 to 150	ڻ ي
T <sub>j</sub>	Max. operating junction temperature	150	

#### Notes:

Table 3: Thermal data

Symbol	Parameter		Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	0.184	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	30	°C/W

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Pulse}$  width limited by safe operating area.

 $<sup>{\</sup>rm (2)}I_{\rm SD} \leq 143~{\rm A,~di/dt} \leq 400~{\rm A/\mu s;~V_{\rm DS(peak)}} < V_{\rm (BR)DSS},~V_{\rm DD} = 400~{\rm V}.$ 

Electrical characteristics STE145N65M5

### 2 Electrical characteristics

T<sub>C</sub> = 25 °C unless otherwise specified

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
	Zoro gato voltago droin ourrent	$V_{GS} = 0 \text{ V},$ $V_{DS} = 650 \text{ V}$			10	μΑ
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V, T <sub>C</sub> = 125 °C			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V},$ $V_{GS} = \pm 25 \text{ V}$			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 69 \text{ A}$		0.012	0.015	Ω

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	18500	1	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	413	ı	pF
$C_{rss}$	Reverse transfer capacitance	· 63 – • ·	-	11	ı	pF
C <sub>o(er)</sub> <sup>(1)</sup>	Equivalent output capacitance energy related	V - 0 V - 0 to 520 V	1	415	ı	pF
$C_{o(tr)}^{(2)}$	Equivalent output capacitance time related	$V_{GS} = 0, V_{DS} = 0 \text{ to } 520 \text{ V}$		1950	-	pF
R <sub>G</sub>	Intrinsic gate resistance f = 1 MHz, open drain		-	0.7	-	Ω
$Q_g$	Total gate charge $V_{DD} = 520 \text{ V}, I_D = 69 \text{ A},$		-	414	1	nC
$Q_{gs}$	Gate-source charge V <sub>GS</sub> = 10 V (see <i>Figure</i> 15: "Test circuit for gate		-	114	-	nC
$Q_{gd}$	Gate-drain charge	charge behavior")	-	164	-	nC

#### Notes:

 $<sup>^{(1)}</sup>$ Co<sub>(er)</sub> is defined as a constant equivalent capacitance giving the same stored energy as Coss when VDS increases from 0 to 80% VDSS

 $<sup>^{(2)}</sup>C_{o(tr)} \text{ is defined as a constant equivalent capacitance giving the same charging time as } C_{oss} \text{ when } V_{DS} \text{ increases from 0 to 80% } V_{DSS}$ 

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(V)</sub>	Voltage delay time	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 85 A	ı	255	-	ns
t <sub>r(V)</sub>	Voltage rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 16: "Test circuit for	ı	11	-	ns
t <sub>f(i)</sub>	Current fall time	inductive load switching and	ı	82	-	ns
t <sub>C(off)</sub>	Crossing time	diode recovery times" and Figure 19: "Switching time waveform")	-	88	-	ns

Table 7: Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		ı		143	Α
I <sub>SDM</sub> , (1)	Source-drain current (pulsed)		-		572	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 143 A	ı		1.5	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 143 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	ı	568		ns
$Q_{rr}$	Reverse recovery charge	V <sub>DD</sub> = 100 V (see Figure 16: "Test circuit for inductive load	-	14.5		μC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	1	51		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 143 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	728		ns
Q <sub>rr</sub>	Reverse recovery charge	$V_{DD} = 100 \text{ V}, T_j = 150 ^{\circ}\text{C}$ (see Figure 16: "Test circuit for	-	24.5		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	67		Α

#### Notes:

 $<sup>^{(1)}</sup>$ Pulse width is limited by safe operating area

 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

## 2.2 Electrical characteristics (curves)








Figure 4: Output characteristics Vgs=10V 300 8V 250 200 150 7V 100 50 6V 10 15 20 25 V<sub>DS</sub>(V) 0





STE145N65M5 Electrical characteristics

Figure 9: Normalized gate threshold voltage vs temperature

VGS(th) AM08899v1

1.10

1.00


0.90


0.80

0.70

-50 -25 0 25 50 75 100 TJ(°C)

Figure 11: Normalized V<sub>(BR)DSS</sub> vs temperature AM10399v1 V<sub>(BR)DSS</sub> (narm) 1.08 ID = 1mA1.06 1.04 1.02 1.00 0.98 0.96 0.94 0.92 25 50 75 100






The previous figure E<sub>on</sub> includes reverse recovery of a SiC diode.

Test circuits STE145N65M5

### 3 Test circuits









Figure 16: Test circuit for inductive load switching and diode recovery times







## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

# 4.1 ISOTOP package information

Figure 20: ISOTOP outline




Table 8: ISOTOP mechanical data

	mm			
Dim.	Min.	Тур.	Max.	
A	11.80		12.20	
A1	8.90		9.10	
В	7.80		8.20	
С	0.75		0.85	
C2	1.95		2.05	
D	37.80		38.20	
D1	31.50		31.70	
Е	25.15		25.50	
E1	23.85		24.15	
E2		24.80		
G	14.90		15.10	
G1	12.60		12.80	
G2	3.50		4.30	
F	4.10		4.30	
F1	4.60		5	
ØP	4		4.30	
P1	4		4.40	
S	30.10		30.30	

Revision history STE145N65M5

## 5 Revision history

**Table 9: Document revision history** 

Date	Revision	Changes
18-Nov-2013	1	First release.
12-Nov-2015	2	Updated title, features and description on cover page.  Document status promoted from preliminary to production data.  Modified: Table 2: "Absolute maximum ratings" and Figure 12: "Output capacitance stored energy"  Minor text changes.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

