International Rectifier


IRFR3607PbF IRFU3607PbF

Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits


Benefits

- Improved Gate, Avalanche and Dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dl/dt Capability



HEXFET® Power MOSFET

V _{DSS}	75V
R _{DS(on)} typ.	7.34m Ω
max.	9.0m Ω
I _D (Silicon Limited)	@A08
I _{D (Package Limited)}	56A



G	D	S
Gate	Drain	Source

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, VGS @ 10V (Silicon Limited)	80 ①	
$I_D @ T_C = 100^{\circ}C$	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	56 ①	Α
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, V _{GS} @ 10V (Wire Bond Limited)	56	
I _{DM}	Pulsed Drain Current ②	310	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	140	W
	Linear Derating Factor	0.96	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ®	27	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T _{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ③	120	mJ
I _{AR}	Avalanche Current ②	46	Α
E _{AR}	Repetitive Avalanche Energy ⑤	14	mJ

Thermal Resistance

Symbol	Parameter Typ		Max.	Units			
$R_{\theta JC}$	Junction-to-Case ®		1.045	°C/W			
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ®		50				
$R_{\theta JA}$	Junction-to-Ambient		110				

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	75			V	$V_{GS} = 0V$, $I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.096		V/°C	Reference to 25°C, I _D = 5mA@
R _{DS(on)}	Static Drain-to-Source On-Resistance		7.34	9.0	mΩ	V _{GS} = 10V, I _D = 46A ⑤
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_D = 100\mu A$
I _{DSS}	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 75V, V_{GS} = 0V$
				250		$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -20V

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	115			S	$V_{DS} = 50V, I_D = 46A$
Q_g	Total Gate Charge	_	56	84	nC	I _D = 46A
Q_{gs}	Gate-to-Source Charge		13		Ī	$V_{DS} = 38V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		16		Ī	V _{GS} = 10V ⑤
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		40			$I_D = 46A, V_{DS} = 0V, V_{GS} = 10V$
R _{G(int)}	Internal Gate Resistance		0.55		Ω	
t _{d(on)}	Turn-On Delay Time		16		ns	$V_{DD} = 49V$
t _r	Rise Time		110			$I_D = 46A$
t _{d(off)}	Turn-Off Delay Time	_	43		Ì	$R_G = 6.8\Omega$
t _f	Fall Time	_	96		Ì	V _{GS} = 10V ⑤
C _{iss}	Input Capacitance		3070		pF	$V_{GS} = 0V$
C _{oss}	Output Capacitance		280		Î	$V_{DS} = 50V$
C _{rss}	Reverse Transfer Capacitance		130		Ī	f = 1.0MHz
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related)®		380			V _{GS} = 0V, V _{DS} = 0V to 60V ®
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related)®		610		Ī	V _{GS} = 0V, V _{DS} = 0V to 60V ⑥

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current			80①	Α	MOSFET symbol
	(Body Diode)					showing the
I _{SM}	Pulsed Source Current			310		integral reverse
	(Body Diode) ②					p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25$ °C, $I_S = 46A$, $V_{GS} = 0V$ ⑤
t _{rr}	Reverse Recovery Time		33	50	ns	$T_J = 25^{\circ}C$ $V_R = 64V$,
			39	59		$T_J = 125^{\circ}C$ $I_F = 46A$
Q _{rr}	Reverse Recovery Charge		32	48	nC	$T_J = 25^{\circ}C$ di/dt = 100A/ μ s \odot
			47	71		$T_J = 125^{\circ}C$
I _{RRM}	Reverse Recovery Current		1.9		Α	$T_J = 25^{\circ}C$
t _{on}	Forward Turn-On Time	Intrins	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 56A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by T_{Jmax} , starting T_J = 25°C, L = 0.12mH R_G = 25 Ω , I_{AS} = 46A, V_{GS} =10V. Part not recommended for use above this value.
- $\textcircled{4} \quad I_{SD} \leq 46A, \ di/dt \leq 1920A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_{J} \leq 175^{\circ}C.$
- $^{\circ}$ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- \odot C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- ⁹ R_θ is measured at T_J approximately 90°C.

2 www.irf.com




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical C_{OSS} Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. $P_{D (ave)}$ = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).

t_{av =} Average time in avalanche.

 $D = Duty cycle in avalanche = t_{av} \cdot f$

 $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ (} 1.3 \cdot \text{BV} \cdot \text{I}_{av} \text{)} = \triangle \text{T/ Z}_{thJC} \\ I_{av} &= 2\triangle \text{T/ [} 1.3 \cdot \text{BV} \cdot \text{Z}_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$




Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. dif/dt




Fig. 19 - Typical Stored Charge vs. di_f/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 20. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 21a. Unclamped Inductive Test Circuit




Fig 22a. Switching Time Test Circuit




Fig 23a. Gate Charge Test Circuit




Fig 21b. Unclamped Inductive Waveforms




Fig 22b. Switching Time Waveforms







Fig 23b. Gate Charge Waveform

D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)







NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- 3- LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.— SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- ⚠ DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- DIMENSION 61 & c1 APPLIED TO BASE METAL ONLY.
- ⚠ DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA

S Y	DIMENSIONS				
M B O	MILLIM	ETERS	INC	HES	O
L	MIN.	MAX.	MIN.	MAX.	Ë
Α	2.18	2.39	.086	.094	
A1	-	0,13	-	.005	
ь	0.64	0.89	.025	.035	
b1	0.65	0.79	.025	.031	7
b2	0.76	1,14	.030	.045	
b3	4.95	5.46	.195	.215	4
С	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	7
c2	0.46	0.89	.018	.035	
D	5.97	6.22	.235	.245	6
D1	5.21	-	.205	_	4
Ε	6.35	6.73	.250	.265	6
E1	4.32	-	.170	_	4
e	2.29	BSC	.090	BSC	
н	9.40	10.41	.370	.410	
L	1,40	1,78	.055	.070	
L1	2.74	BSC	.108	REF.	
L2	0.51	BSC	.020	BSC	
L3	0.89	1.27	.035	.050	4
L4	-	1.02	-	.040	
L5	1,14	1,52	.045	.060	3
ø	0.	10*	0,	10°	
ø1	0*	15*	0,	15*	
ø2	25°	35*	25*	35*	

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN 3.- SOURCE
- 4.- DRAIN


IGBT & CoPAK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER 4.- COLLECTOR

D-Pak (TO-252AA) Part Marking Information



"P" in assembly line position indicates
"Lead-Free" qualification to the consumer-level




Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

8 www.irf.com

I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.
- LEAD DIMENSION UNCONTROLLED IN L3.
- ⚠- DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
- 7.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA (Date 06/02).
- 8.- CONTROLLING DIMENSION: INCHES.

S Y M			N		
B	MILLIM	ETERS	INC	HES	P
L	MIN.	MAX.	MIN.	MAX.	T E S
Α	2.18	2.39	.086	.094	
A1	0.89	1,14	.035	.045	
b	0.64	0.89	.025	.035	
ь1	0.65	0,79	.025	.031	6
b2	0.76	1,14	.030	.045	
b3	0.76	1.04	.030	.041	6
b4	4.95	5.46	.195	.215	4
С	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	6
c2	0.46	0.89	.018	.035	
D	5.97	6.22	.235	.245	3
D1	5.21	-	.205	-	4
E	6.35	6.73	.250	.265	3
E1	4.32	-	.170	-	4
e	2,29	BSC	.090	BSC	
L	8.89	9.65	.350	.380	
L1	1.91	2.29	.045	.090	
L2	0.89	1.27	.035	.050	4
L3	1,14	1.52	.045	.060	5
Ø1	0.	15*	0.	15*	
ø2	25 °	35°	25*	35"	


LEAD ASSIGNMENTS

<u>HEXFET</u>

1.- GATE 2.- DRAIN

3. – SOURCE 4. – DRAIN


I-Pak (TO-251AA) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/


D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Data and specifications subject to change without notice.

This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.



IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.