

# IRFB4510PbF

# HEXFET® Power MOSFET

#### **Applications**

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

# G S

V <sub>DSS</sub>		100V
R <sub>DS(on)</sub>	typ.	10.7m $\Omega$
	max.	13.5m $\Omega$
I <sub>D (Silicon</sub>	Limited)	62A

#### **Benefits**

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free



G	D	S
Gate	Drain	Source

### **Absolute Maximum Ratings**

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	62	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	44	А
I <sub>DM</sub>	Pulsed Drain Current ①	250	
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	140	W
	Linear Derating Factor	0.95	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ③	3.2	V/ns
$T_{J}$	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

#### **Avalanche Characteristics**

E <sub>AS (Thermally limited)</sub>	Single Pulse Avalanche Energy ©	130	mJ
I <sub>AR</sub>	Avalanche Current	See Fig. 14, 15, 22a, 22b,	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ④		mJ

#### **Thermal Resistance**

Thermal resistance									
Symbol	Parameter	Max.	Units						
$R_{\theta JC}$	Junction-to-Case ♡		1.05						
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface	0.50		°C/W					
$R_{\theta JA}$	Junction-to-Ambient, TO-220 ⑦		62	1					

# Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.11		V/°C	Reference to 25°C, I <sub>D</sub> = 5mA①
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		10.7	13.5	mΩ	$V_{GS} = 10V, I_D = 37A  ext{ }  ext$
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}$ , $I_D = 100 \mu A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 100V, V_{GS} = 0V$
				250		$V_{DS} = 80V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20V$
$R_G$	Internal Gate Resistance		0.6		Ω	

#### Dynamic @ T<sub>.1</sub> = 25°C (unless otherwise specified)

2, maining 0 1, 1 = 20 0 (amount of options a)								
Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions		
gfs	Forward Transconductance	100			S	$V_{DS} = 25V, I_{D} = 37A$		
$Q_g$	Total Gate Charge		58	87	nC	$I_D = 37A$		
$Q_{gs}$	Gate-to-Source Charge		14			V <sub>DS</sub> =50V		
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		18			V <sub>GS</sub> = 10V ⊕		
Q <sub>sync</sub>	Total Gate Charge Sync. (Q <sub>g</sub> - Q <sub>gd</sub> )		40			$I_D = 37A, V_{DS} = 0V, V_{GS} = 10V \oplus$		
t <sub>d(on)</sub>	Turn-On Delay Time		13		ns	$V_{DD} = 65V$		
t <sub>r</sub>	Rise Time		32			I <sub>D</sub> = 37A		
$t_{d(off)}$	Turn-Off Delay Time		28			$R_{G} = 2.7\Omega$		
t <sub>f</sub>	Fall Time		28			V <sub>GS</sub> = 10V ⊕		
C <sub>iss</sub>	Input Capacitance		3180		pF	$V_{GS} = 0V$		
Coss	Output Capacitance		220			$V_{DS} = 50V$		
C <sub>rss</sub>	Reverse Transfer Capacitance		120			f = 1.0MHz, See Fig.5		
C <sub>oss</sub> eff. (ER)	Effective Output Capacitance (Energy Related)		260			$V_{GS} = 0V$ , $V_{DS} = 0V$ to 80V ©, See Fig.1		
Coss eff. (TR)	Effective Output Capacitance (Time Related)®		325			$V_{GS} = 0V$ , $V_{DS} = 0V$ to 80V $\bigcirc$		

#### **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current			62	Α	MOSFET symbol
	(Body Diode)					showing the
I <sub>SM</sub>	Pulsed Source Current			250	Α	integral reverse
	(Body Diode) ①					p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	V	$T_J = 25$ °C, $I_S = 37A$ , $V_{GS} = 0V$ ④
t <sub>rr</sub>	Reverse Recovery Time		54	81	ns	$T_J = 25^{\circ}C$ $V_R = 85V$ ,
			60	90		$T_J = 125^{\circ}C$ $I_F = 37A$
Q <sub>rr</sub>	Reverse Recovery Charge		95	140	nC	$T_J = 25^{\circ}C$ di/dt = 100A/ $\mu$ s ④
			130	195		$T_J = 125^{\circ}C$
I <sub>RRM</sub>	Reverse Recovery Current		3.3		Α	$T_J = 25^{\circ}C$
t <sub>on</sub>	Forward Turn-On Time	Intrins	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by  $T_{Jmax}$ , starting  $T_J$  = 25°C, L = 0.192mH  $R_G$  = 25 $\Omega$ ,  $I_{AS}$  = 37A,  $V_{GS}$  =10V. Part not recommended for use above this value.
- $\ \, \Im \ \, I_{SD} \leq 37A, \; di/dt \leq 1550A/\mu s, \; V_{DD} \leq V_{(BR)DSS}, \; T_{J} \leq 175^{\circ}C.$
- 4 Pulse width  $\leq$  400 $\mu$ s; duty cycle  $\leq$  2%.

- $\ ^{\circ}$  C  $_{oss}$  eff. (TR) is a fixed capacitance that gives the same charging time as C  $_{oss}$  while V  $_{DS}$  is rising from 0 to 80% V  $_{DSS}.$
- $\ \ \,$  C  $_{\rm OSS}$  eff. (ER) is a fixed capacitance that gives the same energy as C  $_{\rm OSS}$  while V  $_{\rm DS}$  is rising from 0 to 80% V  $_{\rm DSS}.$
- $\cite{T}$  R<sub> $\theta$ </sub> is measured at T<sub>J</sub> approximately 90°C.

2 www.irf.com




Fig 1. Typical Output Characteristics





Fig 3. Typical Transfer Characteristics



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature






Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage



**Fig 9.** Maximum Drain Current vs. Case Temperature




Fig 11. Typical  $C_{OSS}$  Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.

- 2. Safe operation in Avalanche is allowed as long asT<sub>imax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4.  $P_{D (ave)}$  = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).

t<sub>av =</sub> Average time in avalanche.

D = Duty cycle in avalanche =  $t_{av} \cdot f$ 

 $Z_{th,JC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ ( } 1.3 \cdot BV \cdot I_{av}) = \triangle T / Z_{thJC} \\ I_{av} &= 2\triangle T / \text{ [ } 1.3 \cdot BV \cdot Z_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$

IRFB4510PbF




Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di<sub>f</sub>/dt




Fig. 19 - Typical Stored Charge vs. di<sub>f</sub>/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform

# TO-220AB Package Outline

Dimensions are shown in millimeters (inches)





# 

7 THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,HI,D2 & E1 8 DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.

	DIMENSIONS					
SYMBOL	MILLIM	ETERS	INC	HES		
	MIN.	MAX.	MIN.	MAX.	NOTES	
Α	3.56	4.82	.140	.190		
A1	0.51	1,40	.020	.055		
A2	2.04	2.92	.080	.115		
ь	0.38	1.01	.015	.040		
ь1	0.38	0.96	.015	.038	5	
b2	1,15	1,77	.045	.070		
b3	1.15	1,73	.045	.068		
С	0,36	0.61	.014	.024		
c1	0.36	0.56	.014	.022	5	
D	14,22	16.51	.560	.650	4	
D1	8.38	9.02	.330	.355		
D2	12,19	12.88	.480	.507	7	
E	9.66	10.66	.380	.420	4,7	
E1	8.38	8.89	.330	.350	7	
e	2.54	2.54 BSC		BSC		
e1	5.	80	,200	BSC		
H1	5.85	6.55	.230	.270	7,8	
L	12.70	14,73	.500	.580		
L1	-	6,35	-	.250	3	
øP	3,54	4,08	.139	.161		
0	2.54	3,42	.100	.135		
ø	90*-	-93*	90"	90'-93'		
1	1					

#### AD ASSIGNMENTS

HEXFET

1,- GATE
2,- DRAIN
3,- SOURCE

IGBTs. CoPACK

1.- CATE
2.- COLLECTOR
3.- ENITTER

DIODES

1.- ANODE/OPEN
2.- CATHODE
3.- ANODE


# TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF 1010 LOT CODE 1789

ASSEMBLED ON WW 19, 2000

IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"



TO-220AB packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at <a href="http://www.irf.com/package/pkhexfet.html">http://www.irf.com/package/pkhexfet.html</a>

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.