

# **MOSFET**

### OptiMOS™ 3 Power-Transistors, 40 V

#### **Features**

- Complementary N- and P-channel
- Very low on-resistance R<sub>DS(on)</sub>
   Superior thermal resistance
- 100% avalanche tested
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21

### **Product validation**


Qualified according to JEDEC Standard

Table 1 **Key Performance Parameters** 

Parameter	Value	Unit
V <sub>DS (n-channel)</sub>	40	V
R <sub>DS(on),max (n-channel)</sub>	25	mΩ
I <sub>D (n-channel)</sub>	7.9	A
V <sub>DS (p-channel)</sub>	-40	V
R <sub>DS(on),max (p-channel)</sub>	30	mΩ
I <sub>D (p-channel)</sub>	-7.8	А









Type/Ordering Code	Package	Marking	Related Links
ISA250300C04LMDS	PG-DSO-8	2530C04L	-

#### Public

## OptiMOS™ 3 Power-Transistors, 40 V ISA250300C04LMDS



### **Table of Contents**

Description	1
Maximum ratings	3
Thermal characteristics	5
Electrical characteristics	6
Electrical characteristics diagrams	9
Package Outlines	
Revision History	
Trademarks	
Disclaimer	



## 1 Maximum ratings

at  $T_A$ =25 °C, unless otherwise specified

Table 2 Maximum ratings (n-channel)

Davamatar	Symbol	Values			Unit	Note / Took Condition
Parameter	Syllibol	Min.	Тур.	Мах.	Ollic	Note/ Test Condition
Continuous drain current <sup>1)</sup>	I <sub>D</sub>	-	-	7.9 5.0 4.4 5.9	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =4.5 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =90 °C/W <sup>2)</sup>
Pulsed drain current <sup>3)</sup>	I <sub>D,pulse</sub>	-	-	32	А	T <sub>A</sub> =25 °C
Avalanche energy, single pulse <sup>4)</sup>	E <sub>AS</sub>	-	-	17.2	mJ	$I_{\rm D}$ =7.9 A, $R_{\rm GS}$ =25 Ω
Gate source voltage	$V_{GS}$	-20	-	20	V	-
Power dissipation	P <sub>tot</sub>	-	-	2.5 1.4	W	$T_{\rm C}$ =25 °C $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =90 °C/W <sup>2)</sup>
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$	-55	-	150	°C	-

<sup>1)</sup> Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2 for n-channel and the Diagram 17 for the p-channel. De-rating will be required based on the actual environmental conditions.

Table 3 Maximum ratings (p-channel)

Darameter	Symbol	Values			Linit	Note / Test Condition
Parameter	Symbol	Min.	Тур.	Мах.	Unit	Note/ Test Condition
Continuous drain current <sup>5)</sup>	I <sub>D</sub>	-	-	-7.8 -4.9 -4.1 -5.8	A	$V_{\rm GS}$ =-10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =-10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =-4.5 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =-10 V, $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =90 °C/W <sup>6)</sup>
Pulsed drain current <sup>7)</sup>	I <sub>D,pulse</sub>	-	-	-31	А	<i>T</i> <sub>A</sub> =25 °C
Avalanche energy, single pulse 8)	E <sub>AS</sub>	-	-	17.2	mJ	$I_{\rm D}$ =-7.8 A, $R_{\rm GS}$ =25 $\Omega$
Gate source voltage	$V_{GS}$	-20	-	20	V	-
Power dissipation	$P_{tot}$	-	-	2.5 1.4	W	$T_{\rm C}$ =25 °C $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =90 °C/W <sup>6)</sup>
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$	-55	-	150	°C	-

<sup>&</sup>lt;sup>5)</sup> Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2 for n-channel and the Diagram 17 for the p-channel. De-rating will be required based on the actual environmental conditions.

Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm $^2$  (one layer, 70  $\mu$ m thick) copper area for drain connection. PCB is vertical in still air. One transistor active.

<sup>3)</sup> See Diagrams 3 and 18 for more detailed information

<sup>4)</sup> See Diagrams 13 and 28 for more detailed information

<sup>6)</sup> Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm<sup>2</sup> (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air. One transistor active.

#### Public

## OptiMOS™ 3 Power-Transistors, 40 V ISA250300C04LMDS



- 7) See Diagrams 3 and 18 for more detailed information
- 8) See Diagrams 13 and 28 for more detailed information



## 2 Thermal characteristics

Table 4 Thermal characteristics

Davamakan	Symbol	,	Values			Nieto/Tost Condition
Parameter	Symbol	Min.	Тур.	Мах.	Unit	Note/ Test Condition
Thermal resistance, junction - solder point	$R_{thJC}$	-	-	50	°C/W	-
Thermal resistance, junction - ambient, minimal footprint, steady state	$R_{thJA}$	-	-	150	°C/W	-
Thermal resistance, junction - ambient, 6 cm² cooling area, steady state 9)	$R_{thJA}$	-	-	90	°C/W	-

Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm $^2$  (one layer, 70  $\mu$ m thick) copper area for drain connection. PCB is vertical in still air. One transistor active.



## 3 Electrical characteristics

at  $T_i$ =25 °C, unless otherwise specified

Table 5 Static characteristics (n-channel)

Parameter	Symbol	Values			Unit	Note / Tost Condition
raiailletei	Syllibot	Min.	Тур.	Мах.		Note/ Test Condition
Drain-source breakdown voltage	$V_{(BR)DSS}$	40	-	-	V	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =1 mA
Gate threshold voltage	$V_{\rm GS(th)}$	1.1	-	2.7	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 1000  \mu \text{A}$
Zero gate voltage drain current	$I_{\mathrm{DSS}}$	-	0.1 10	1 100	μΑ	$V_{\rm DS}$ =40 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C $V_{\rm DS}$ =40 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =125 °C
Gate-source leakage current	I <sub>GSS</sub>	-	10	100	nA	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V
Drain-source on-state resistance	$R_{\mathrm{DS(on)}}$	-	18 26	25 32	mΩ	$V_{GS}$ =10 V, $I_{D}$ =7.9 A $V_{GS}$ =4.5 V, $I_{D}$ =7.1 A
Gate resistance	$R_{G}$	-	1.5	-	Ω	-
Transconductance <sup>10)</sup>	$g_{fs}$	9.0	18	-	S	$ V_{\rm DS}  \ge 2 I_{\rm D} R_{\rm DS(on)max}, I_{\rm D} = 7.9 \text{ A}$

 $<sup>^{10)}</sup>$  Defined by design. Not subject to production test.

Table 6 Static characteristics (p-channel)

Parameter	Symbol	Values			Unit	Note/ Test Condition
raiailletei	Syllibol	Min.	Тур.	Мах.		Note/ rest condition
Drain-source breakdown voltage	$V_{(BR)DSS}$	-40	-	-	V	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =-1 mA
Gate threshold voltage	$V_{\rm GS(th)}$	-1.1	-	-2.7	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = -1000  \mu \text{A}$
Zero gate voltage drain current	I <sub>DSS</sub>	-	-0.1 -10	-1 -100	μΑ	$V_{\rm DS}$ =-40 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C $V_{\rm DS}$ =-40 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =125 °C
Gate-source leakage current	$I_{GSS}$	-	-10	-100	nA	$V_{GS}$ =-20 V, $V_{DS}$ =0 V
Drain-source on-state resistance	$R_{\mathrm{DS(on)}}$	-	25 35	30 44	mΩ	$V_{GS}$ =-10 V, $I_{D}$ =-7.8 A $V_{GS}$ =-4.5 V, $I_{D}$ =-7 A
Gate resistance	$R_{G}$	-	8.5	-	Ω	-
Transconductance <sup>11)</sup>	$g_{fs}$	9	18	-	S	$ V_{DS}  \ge 2 I_D R_{DS(on)max}, I_D = -7.8 \text{ A}$

<sup>&</sup>lt;sup>11)</sup> Defined by design. Not subject to production test.

Table 7 Dynamic characteristics (n-channel)

Davamatav	Symbol	Values			Linit	Note/Test Condition
Parameter	Symbol	Min.	Тур.	Мах.	Unit	Note/ Test Condition
Input capacitance <sup>12)</sup>	C <sub>iss</sub>	-	550	720	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =20 V, <i>f</i> =1 MHz
Output capacitance <sup>12)</sup>	C <sub>oss</sub>	-	150	200	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =20 V, <i>f</i> =1 MHz
Reverse transfer capacitance <sup>12)</sup>	C <sub>rss</sub>	-	10	18	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =20 V, <i>f</i> =1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	5.8	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =4.5 V, $I_{\rm D}$ =7.9 A, $R_{\rm G,ext}$ =1.6 $\Omega$



 Table 7
 Dynamic characteristics (n-channel)

Darameter	Symbol	,	Value	s	Linit	Note / Test Condition
Parameter	Symbol	Min.	Тур.	Мах.	Unit	Note/ Test Condition
Rise time	t <sub>r</sub>	-	5.3	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =4.5 V, $I_{\rm D}$ =7.9 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Turn-off delay time	$t_{\sf d(off)}$	-	2.9	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =4.5 V, $I_{\rm D}$ =7.9 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Fall time	$t_{ m f}$	-	4.0	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =4.5 V, $I_{\rm D}$ =7.9 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Gate to source charge	$Q_{gs}$	-	1.8	-	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =7.9 A, $V_{\rm GS}$ =0 to 4.5 V
Gate charge at threshold	$Q_{g(th)}$	-	0.9	-	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =7.9 A, $V_{\rm GS}$ =0 to 4.5 V
Gate to drain charge	$Q_{gd}$	-	1.0	-	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =7.9 A, $V_{\rm GS}$ =0 to 4.5 V
Switching charge	$Q_{sw}$	-	1.9	-	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =7.9 A, $V_{\rm GS}$ =0 to 4.5 V
Gate charge total <sup>12)</sup>	$Q_{\mathrm{g}}$	-	3.8	5.7	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =7.9 A, $V_{\rm GS}$ =0 to 4.5 V
Gate plateau voltage	$V_{ m plateau}$	-	3.2	-	V	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =7.9 A, $V_{\rm GS}$ =0 to 4.5 V
Gate charge total <sup>12)</sup>	$Q_{ m g}$	-	7.9	11.9	nC	$V_{DD}$ =20 V, $I_{D}$ =7.9 A, $V_{GS}$ =0 to 10 V
Output charge	$Q_{ m oss}$	-	5.3	-	nC	$V_{\rm DS}$ =20 V, $V_{\rm GS}$ =0 V

Defined by design. Not subject to production test.

Table 8 Dynamic characteristics (p-channel)

Parameter	Symbol		Values		Unit	Note / Test Condition
	Symbol	Min.	Тур.	Max.	Unit	Note/ Test Condition
Input capacitance <sup>13)</sup>	C <sub>iss</sub>	-	1200	1600	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =-20 V, <i>f</i> =1 MHz
Output capacitance <sup>13)</sup>	C <sub>oss</sub>	-	460	600	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =-20 V, <i>f</i> =1 MHz
Reverse transfer capacitance <sup>13)</sup>	C <sub>rss</sub>	-	26	46	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =-20 V, <i>f</i> =1 MHz
Turn-on delay time	$t_{d(on)}$	-	14	-	ns	$V_{\rm DD}$ =-20 V, $V_{\rm GS}$ =-4.5 V, $I_{\rm D}$ =-7.8 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Rise time	t <sub>r</sub>	-	11	-	ns	$V_{\rm DD}$ =-20 V, $V_{\rm GS}$ =-4.5 V, $I_{\rm D}$ =-7.8 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Turn-off delay time	$t_{\sf d(off)}$	-	16	-	ns	$V_{\rm DD}$ =-20 V, $V_{\rm GS}$ =-4.5 V, $I_{\rm D}$ =-7.8 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Fall time	t <sub>f</sub>	-	9.8	-	ns	$V_{\rm DD}$ =-20 V, $V_{\rm GS}$ =-4.5 V, $I_{\rm D}$ =-7.8 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Gate to source charge	$Q_{\mathrm{gs}}$	-	-3.8	-	nC	$V_{\rm DD}$ =-20 V, $I_{\rm D}$ =-7.8 A, $V_{\rm GS}$ =0 to -4.5 V
Gate charge at threshold	$Q_{\mathrm{g(th)}}$	-	-2.0	-	nC	$V_{\rm DD}$ =-20 V, $I_{\rm D}$ =-7.8 A, $V_{\rm GS}$ =0 to -4.5 V
Gate to drain charge	$Q_{\mathrm{gd}}$	-	-2.4	-	nC	$V_{\rm DD}$ =-20 V, $I_{\rm D}$ =-7.8 A, $V_{\rm GS}$ =0 to -4.5 V
Switching charge	$Q_{sw}$	-	-4.2	-	nC	$V_{DD}$ =-20 V, $I_{D}$ =-7.8 A, $V_{GS}$ =0 to -4.5 V
Gate charge total <sup>13)</sup>	$Q_{ m g}$	-	-8.1	-12	nC	$V_{\rm DD}$ =-20 V, $I_{\rm D}$ =-7.8 A, $V_{\rm GS}$ =0 to -4.5 V



#### Table 8 Dynamic characteristics (p-channel)

Parameter Syn	Symbol		Values		Unit	Note/ Test Condition
	Syllibot	Min. T	Тур.	Мах.	Ollit	Note/ Test Condition
Gate plateau voltage	$V_{ m plateau}$	-	-3.2	-	V	$V_{\rm DD}$ =-20 V, $I_{\rm D}$ =-7.8 A, $V_{\rm GS}$ =0 to -4.5 V
Gate charge total	$Q_{ m g}$	-	-16.1	-24	nC	$V_{\rm DD}$ =-20 V, $I_{\rm D}$ =-7.8 A, $V_{\rm GS}$ =0 to -10 V
Output charge	$Q_{\rm oss}$	-	-14	-	nC	$V_{\rm DS}$ =-20 V, $V_{\rm GS}$ =0 V

 $<sup>^{13)}\,\,</sup>$  Defined by design. Not subject to production test.

#### Table 9 Reverse diode (n-channel)


Parameter	Symbol	Values			l lmit	Note/Test Condition
		Min.	Тур.	Мах.	Unit	Note/ Test Condition
Diode continuous forward current	Is	-	-	3.1	А	<i>T</i> <sub>c</sub> =25 °C
Diode pulse current	I <sub>S,pulse</sub>	-	-	32	А	<i>T</i> <sub>A</sub> =25 °C
Diode forward voltage	$V_{\rm SD}$	-	0.87	1.0	V	$V_{\rm GS}$ =0 V, $I_{\rm F}$ =7.9 A, $T_{\rm j}$ =25 °C
Reverse recovery time	t <sub>rr</sub>	-	12	-	ns	$V_{\rm R}$ =20 V, $I_{\rm F}$ =7.9 A, d $I_{\rm F}$ /d $t$ =100 A/ $\mu$ s
Reverse recovery charge	$Q_{\rm rr}$	-	3.6	-	nC	$V_{\rm R}$ =20 V, $I_{\rm F}$ =7.9 A, d $i_{\rm F}$ /d $t$ =100 A/ $\mu$ s


### Table 10 Reverse diode (p-channel)

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Тур.	Мах.	Offic	Note/ Test Condition
Diode continuous forward current	Is	-	-	-3.5	А	<i>T</i> <sub>C</sub> =25 °C
Diode pulse current	I <sub>S,pulse</sub>	-	-	-31	А	T <sub>A</sub> =25 °C
Diode forward voltage	$V_{\mathrm{SD}}$	-	-0.88	-1.0	V	$V_{\rm GS}$ =0 V, $I_{\rm F}$ =-7.8 A, $T_{\rm j}$ =25 °C
Reverse recovery time	t <sub>rr</sub>	-	18	-	ns	$V_R$ =-20 V, $I_F$ =-7.8 A, $di_F/dt$ =-100 A/ $\mu$ s
Reverse recovery charge	$Q_{\rm rr}$	-	6.9	-	nC	$V_{\rm R}$ =-20 V, $I_{\rm F}$ =-7.8 A, d $i_{\rm F}$ /d $t$ =-100 A/ $\mu$ s





# 4 Electrical characteristics diagrams






























































# 5 Package Outlines



PACKAGE - GROUP NUMBER:	PG-DS	O-8-U02				
DIMENSIONS	MILLIMETERS					
DIMENSIONS	MIN.	MAX.				
Α	0.18	0.25				
A1	1.35	1.75				
b	0.38	0.51				
С	0.:	0.254				
D	4.80	5.00				
E	5.80	6.20				
E1	3.80	4.00				
е	1.	1.27				
L	0.48	0.91				
0	4°					
N	8					

NOTE:

DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS

Figure 1 Outline PG-DSO-8, dimensions in mm



#### **Revision History**

ISA250300C04LMDS

#### Revision 2024-10-02, Rev. 2.0

Previous Revision

Revision	Subjects (major changes since last revision)	
2.0	2024-10-02	Release of final datasheet

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2024 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www. infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.