

MOSFET

OptiMOS[™] 6 Power-Transistor, 40 V

Features


- N-channel
- Very low on-resistance R_{DS(on)}
 Superior thermal resistance
- 100% avalanche tested
- Pb-free lead plating; RoHS compliantHalogen-free according to IEC61249-2-21
- Optimized for syncronous application
 175 °C rated


Product validation

Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters**

Parameter	Value	Unit
V _{DS}	40	V
R _{DS(on),max}	1.2	mΩ
I _D	238	A
Qoss	56	nC
Q _G	25	nC











Type / Ordering Code	Package	Marking	Related Links		
ISC012N04LM6	PG-TDSON-8 FL	12N04LM6	-		

OptiMOS[™] 6 Power-Transistor, 40 V



Table of Contents

Description	1
Maximum ratings	3
hermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	0
Revision History	2
rademarks 1	2
Disclaimer	2

OptiMOS[™] 6 Power-Transistor, 40 V ISC012N04LM6



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 **Maximum ratings**

Downwater	Ob. a.l	Values				Nets / Test Osmalities	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current ¹⁾	I _D	- - - -	- - -	238 168 141 37	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =4.5 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10V, $T_{\rm A}$ =25°C, $R_{\rm thJA}$ =50 °C/W ²)	
Pulsed drain current ³⁾	I _{D,pulse}	-	-	952	Α	<i>T</i> _A =25 °C	
Avalanche energy, single pulse ⁴⁾	E AS	-	-	219	mJ	$I_{\rm D}$ =50 A, $R_{\rm GS}$ =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	125 3.0	W	T _C =25 °C T _A =25 °C, R _{thJA} =50 °C/W ²⁾	
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56	

2 Thermal characteristics

Thermal characteristics Table 3

Parameter	Symbol	Values			Unit	Note / Test Condition
raiailietei	Symbol	Min.	Тур.	Max.	Oilit	Note / Test Condition
Thermal resistance, junction - case, bottom	R _{thJC}	-	-	1.2	°C/W	-
Thermal resistance, junction - case, top	R _{thJC}	-	-	20	°C/W	-
Thermal resistance, junction - ambient, 6 cm² cooling area	R _{thJA}	-	-	50	°C/W	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions. $^{2)}$ Device on 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain

connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

⁴⁾ See Diagram 13 for more detailed information

OptiMOS[™] 6 Power-Transistor, 40 V ISC012N04LM6



3 Electrical characteristics

at T_j=25 °C, unless otherwise specified

Table 4 Static characteristics

Daniel de la constant	0		Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	40	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	V _{GS(th)}	1.3	1.6	2.3	V	V _{DS} =V _{GS} , I _D =250 μA	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1.0 100	μA	V _{DS} =40 V, V _{GS} =0 V, T _j =25 °C V _{DS} =40 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	1.0 1.4	1.2 1.7	mΩ	V _{GS} =10 V, I _D =50 A V _{GS} =4.5 V, I _D =50 A	
Gate resistance	R _G	-	0.75	-	Ω	-	
Transconductance	g fs	-	230	-	S	$ V_{DS} \ge 2 I_D R_{DS(on)max}, I_D = 50 A$	

Table 5 Dynamic characteristics

Devementar	Combal	Values			11	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance ¹⁾	Ciss	-	3500	4600	pF	V _{GS} =0 V, V _{DS} =20 V, <i>f</i> =1 MHz	
Output capacitance ¹⁾	Coss	-	1200	1600	pF	V _{GS} =0 V, V _{DS} =20 V, f=1 MHz	
Reverse transfer capacitance ¹⁾	C _{rss}	-	31	54	pF	V _{GS} =0 V, V _{DS} =20 V, <i>f</i> =1 MHz	
Turn-on delay time	$t_{\sf d(on)}$	-	8	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.6 Ω	
Rise time	t _r	-	6	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.6 Ω	
Turn-off delay time	$t_{\sf d(off)}$	-	18	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.6 Ω	
Fall time	t _f	-	5	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.6 Ω	

Table 6 Gate charge characteristics²⁾

Davamatav	Cumbal	Values			11:4	Nata / Tast Candition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q _{gs}	-	9.6	-	nC	V _{DD} =20 V, I _D =50 A, V _{GS} =0 to 10 V	
Gate charge at threshold	Q _{g(th)}	-	5.6	-	nC	V _{DD} =20 V, I _D =50 A, V _{GS} =0 to 10 V	
Gate to drain charge ¹⁾	Q _{gd}	-	6.3	9.5	nC	V _{DD} =20 V, I _D =50 A, V _{GS} =0 to 10 V	
Switching charge	Q _{sw}	-	10.3	-	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge total ¹⁾	Qg	-	51	64	nC	V _{DD} =20 V, I _D =50 A, V _{GS} =0 to 10 V	
Gate plateau voltage	V _{plateau}	-	2.7	-	V	V _{DD} =20 V, I _D =50 A, V _{GS} =0 to 10 V	
Gate charge total ¹⁾	Qg	-	25	33	nC	V_{DD} =20 V, I_{D} =50 A, V_{GS} =0 to 4.5 V	
Gate charge total, sync. FET	Q _{g(sync)}	-	21	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 4.5 V	
Output charge ¹⁾	Q _{oss}	-	56	74	nC	V _{DS} =20 V, V _{GS} =0 V	

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOS[™] 6 Power-Transistor, 40 V ISC012N04LM6





Table 7 Reverse diode

Developed at the second at the	Cumbal		Values			Nata / Tank Oard Hilliam	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	Is	-	-	117	Α	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	952	Α	<i>T</i> _C =25 °C	
Diode forward voltage	V _{SD}	-	0.81	1.0	V	V _{GS} =0 V, I _F =50 A, T _j =25 °C	
Reverse recovery charge	Qrr	-	73	_	nC	V_R =20 V, I_F =50 A, d_{i_F}/dt =100 A/ μ s	





4 Electrical characteristics diagrams






























5 Package Outlines



1) EXCLUDING MOLD FLASH
2) REMOVAL ON MOLD GATE
INTRUSION 0.1 MM
PROTRUSION 0.1 MM
LEAD LENGTH UP TO ANTI FLASH LINE
ALL METAL SURFACES ARE PLATED, EXCEPT AREA OF CUT

DIMENSION	MILLIM	ETERS				
DIMENSION	MIN.	MAX.				
Α	0.90	1.20				
A1	0.15	0.35				
b	0.26	0.54				
D	4.80	5.35				
D1	3.70	4.40				
D2	0.00	0.23				
E	5.70	6.10				
E1	5.90	6.42				
E2	3.88	4.42				
е	1.27					
L	0.69	0.90				
М	0.45	0.69				

DOCUMENT NO. Z8B000193699					
REVISION 04					
SCALE 10:1					
0 1 2 3mn	n				
EUROPEAN PROJECTION					
ISSUE DATE 05.11.2019					

Figure 1 Outline PG-TDSON-8 FL, dimensions in mm






Figure 2 Outline Boardpads (TDSON-8 FL)

OptiMOS TM 6 Power-Transistor , 40 V ISC012N04LM6



Revision History

ISC012N04LM6

Revision: 2021-08-05, Rev. 2.1

Previous Revision

Revision	Date	Subjects (major changes since last revision)					
2.0	2021-04-21	Release of final version					
2.1	2021-08-05	Marking correction					

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2020 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.