
HEXFET® Power MOSFET



Applications

- Motion Control Applications
- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- Hard Switched and High Frequency Circuits



V _{DSS}	150V
R _{DS(on)} typ.	12.2mΩ
R _{DS(on)} max.	16mΩ
I _D	34A

Benefits

- Low RDSON Reduces Losses
- Low Gate Charge Improves the Switching Performance
- Improved Diode Recovery Improves Switching & EMI Performance
- 30V Gate Voltage Rating Improves Robustness
- Fully Characterized Avalanche SOA



G	D	S
Gate	Drain	Source

Page Part Number	Dookogo Tymo	Standar	d Pack	Ordereble Bert Number
Base Part Number	Package Type	Form	Quantity	Orderable Part Number
IRFI4321PbF	TO-220 Full-Pak	Tube	50	IRFI4321PbF

Absolute Maximum Ratings					
Symbol	Parameter	Max.	Units		
_D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	34			
_D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	21	Α		
DM	Pulsed Drain Current ①	140			
P _D @T _C = 25°C	Maximum Power Dissipation	46	W		
	Linear Derating Factor	0.37	W/°C		
/ _{GS}	Gate-to-Source Voltage	± 30	V		
-AS	Single Pulse Avalanche Energy (Thermally Limited) ②	170	mJ		
ГЈ	Operating Junction and	-55 to + 150			
$\Gamma_{ m STG}$	Storage Temperature Range		°C		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300			
	Mounting torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)			

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ hetaJC}$	Junction-to-Case		2.73	°C/W
$R_{ hetaJA}$	Junction-to-Ambient (PCB Mount)		65	C/VV



Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	150			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		190		mV/°C	Reference to 25°C, I_D = 1mA ③
R _{DS(on)}	Static Drain-to-Source On-Resistance		12.2	16	mΩ	$V_{GS} = 10V, I_D = 20A$
$V_{GS(th)}$	Gate Threshold Voltage	3.0		5.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
	Drain to Source Leakage Current			20	μA	$V_{DS} = 150 \text{ V}, V_{GS} = 0 \text{ V}$
I _{DSS}	Drain-to-Source Leakage Current			1.0	mA	$V_{DS} = 150V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
ı	Gate-to-Source Forward Leakage			100	nΛ	$V_{GS} = 20V$
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	$V_{GS} = -20V$
R _{G(int)}	Internal Gate Resistance		8.0		Ω	

Dynamic @ T_J = 25°C (unless otherwise specified)

	<u> </u>					
gfs	Forward Trans conductance	50			S	$V_{DS} = 50V, I_{D} = 20A$
Q_g	Total Gate Charge		73	110		I _D = 20A
Q_gs	Gate-to-Source Charge		24		nC	V _{DS} = 75V
Q_{gd}	Gate-to-Drain Charge		20			V _{GS} = 10V ③
$t_{d(on)}$	Turn-On Delay Time		18			V _{DD} = 75V
t_r	Rise Time		29		no	I _D = 20A
$t_{d(off)}$	Turn-Off Delay Time		27		ns	$R_G = 2.5\Omega$
t _f	Fall Time		20			V _{GS} = 10V ③
C _{iss}	Input Capacitance		4440			V _{GS} = 0V
Coss	Output Capacitance		390		pF	$V_{DS} = 50V$
C_{rss}	Reverse Transfer Capacitance		84			f = 1.0MHz

Source-Drain R	Ratings and	d Characteristics
----------------	-------------	-------------------

	Parameter	Min.	Тур.	Max.	Units	Conditions
ı	Continuous Source Current			34		MOSFET symbol
IS	(Body Diode)	^	showing the			
ı	Pulsed Source Current			140	Α	integral reverse
I _{SM}	(Body Diode) ①)	p-n junction diode.			
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 20A, V_{GS} = 0V$ ③
t _{rr}	Reverse Recovery Time		86	130	ns	I _F = 20A
Q_{rr}	Reverse Recovery Charge		310	470	nC	V _R = 128V
I _{RRM}	Reverse Recovery Current		6.7		Α	di/dt= 100A/μs③
t _{on}	Forward Turn-On Time	Intrinsi	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)			

Notes:

- $\ensuremath{\mathbb{O}}$ Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{Jmax} , starting T_J = 25°C, L = 0.85mH, R_G = 25 Ω , I_{AS} = 20A, V_{GS} =10V. Part not recommended for use above this value. ③ Pulse width \leq 400 μ s; duty cycle \leq 2%.
- \P R₀ is measured at T_J approximately 90°C.






Fig. 1 Typical Output Characteristics




Fig. 3 Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig. 2 Typical Output Characteristics




Fig. 4 Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage






Fig. 7. Typical Source-to-Drain Diode Forward Voltage




Fig. 9. Maximum Drain Current vs. Case Temperature




Fig. 11. Typical Coss Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. Drain Current




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case





Fig 14. Single Avalanche Event: Pulse Current vs. Pulse Width



Notes on Repetitive Avalanche Curves, Figures 14, 15: (For further info, see AN-1005 at www.infineon.com)

- 1. Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a
- temperature far in excess of T_{imax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded. 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{imax} (assumed as 25°C in Figure 14, 15).
- t_{av} = Average time in avalanche.
- D = Duty cycle in avalanche = tav ·f

 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

 $P_{D \text{ (ave)}} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$ $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$ $E_{AS\,(AR)} = P_{D\,(ave)} \cdot t_{av}$

Fig 15. Maximum Avalanche Energy vs. Temperature






Fig 16. Threshold Voltage vs. Temperature




Fig 18. Typical Recovery Current vs. dif/dt




Fig 17. Typical Recovery Current vs. dif/dt




Fig 19. Typical Stored Charge vs. dif/dt





Fig 20. Typical Stored Charge vs. dif/dt

6 2017-04-27








Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform



TO-220 Full-Pak Package Outline (Dimensions are shown in millimeters (inches))





NOTES:

- 1.0 DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
- 2,0 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.

4.0 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTER MOST EXTREMES OF THE PLASTIC BODY.

50 DIMENSION 61, 63, 65 & c1 APPLY TO BASE METAL ONLY.

 $\underline{\lambda}$ step optional on plastic body defined by dimensions u & v.

7.0 CONTROLLING DIMENSION: INCHES.

S Y M		N				
B	MILLIMETERS		INC	INCHES		
L	MIN.	MAX.	MIN.	MAX.	O T E S	
Α	4.57	4.83	.180	.190		
A1	2.57	2.82	.101	.111		
A2	2.51	2.92	.099	.115		
Ь	0.61	0.94	.024	.037		
b1	0.61	0.89	.024	.035	5	
b2	0.76	1.27	.030	.050		
b3	0.76	1.22	.030	.048	5	
b4	1.02	1.52	.040	.060		
b5	1.02	1.47	.040	.058	5	
С	0.33	0.63	.013	.025		
c1	0.33	0.58	.013	.023	5	
D	8.66	9.80	.341	.386	4	
d1	15.80	16.13	.622	.635		
d2	13.97	14.22	.550	.560		
d3	12.29	12.93	.484	.509		
E	9.63	10.74	.379	.423	4	
е		BSC		BSC		
L	13.21	13.72	.520	.540		
L1	3.10	3.68	.122	.145	3	
n	6.05	6.60	.238	.260		
ØΡ	3.05	3.45	.120	.136		
u	2.39	2.49	.094	.098	6	
V	0.41	0.51	.016	.020	6	
Ø1	_	45°	_	45°		

LEAD ASSIGNMENTS

<u>HEXFET</u>

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE

IGBTs, CoPACK

1.- GATE

2.- COLLECTOR

3.- EMITTER


TO-220 Full-Pak Part Marking Information

EXAMPLE: THIS IS AN IRFI840G

WITH ASSEMBLY LOT CODE 3432

ASSEMBLED ON WW 24, 2001 IN THE ASSEMBLY LINE "K"

Note: "P" in assembly line position indicates "Lead-Free"



TO-220AB Full-Pak packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to website at http://www.irf.com/package/



Qualification Information

Qualification Level	Industrial (per JEDEC JESD47F) †			
Moisture Sensitivity Level	TO-220 Full-Pak N/A			
RoHS Compliant	Yes			

† Applicable version of JEDEC standard at the time of product release.

Revision History

Date	Comments		
04/27/2017	 Changed datasheet with Infineon logo - all pages. Corrected Package Outline on page 8. Added disclaimer on last page. 		

Trademarks of Infineon Technologies AG

HVIC™, µIPM™, µPFC™, AU-ConvertIR™, AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, CoolDP™, CoolGaN™, COOLIR™, CoolMOS™, CoolSET™, CoolSET™, CoolSiC™, DAVE™, DI-POL™, DirectFET™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, GaNpowIR™, HEXFET™, HITFET™, HybridPACK™, iMOTION™, IRAM™, ISOFACE™, IsoPACK™, LEDrivIR™, LITIX™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OPTIGA™, OptiMOS™, ORIGA™, PowIRaudio™, PowIRStage™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, SmartLEWIS™, SOLID FLASH™, SPOC™, StrongIRFET™, SupIRBuck™, TEMPFET™, TRENCHSTOP™, TriCore™, UHVIC™, XHP™, XMC™

Trademarks updated November 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2016-04-19 Published by Infineon Technologies AG 81726 Munich, Germany

© 2016 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference ifx1

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or **characteristics ("Beschaffenheitsgarantie").**

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

9 2017-04-27