

## OptiMOS™ Power-MOSFET

#### **Features**

- Optimized for 5V driver application (Notebook, VGA, POL)
- Low FOM<sub>SW</sub> for High Frequency SMPS
- 100% avalanche tested
- · Improved switching behaviour
- N-channel
- Very low on-resistance  $R_{\rm DS(on)}$  @  $V_{\rm GS}$ =4.5 V
- Excellent gate charge x R<sub>DS(on)</sub> product (FOM)
- Qualified according to JEDEC<sup>1)</sup> for target applications
- Superior thermal resistance
- Pb-free plating; RoHS compliant
- Halogen-free according to IEC61249-2-21

Туре	Package	Marking
BSZ0909NS	PG-TSDSON-8	0909NS

### **Maximum ratings,** at $T_i$ =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	I <sub>D</sub>	V <sub>GS</sub> =10 V, T <sub>C</sub> =25 °C	36	А
		V <sub>GS</sub> =10 V, T <sub>C</sub> =100 °C	23	
		V <sub>GS</sub> =4.5 V, T <sub>C</sub> =25 °C	32	
		V <sub>GS</sub> =4.5 V, T <sub>C</sub> =100 °C	21	
		$V_{\rm GS}$ =4.5 V, $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =60 K/W <sup>2)</sup>	9	
Pulsed drain current <sup>3)</sup>	I <sub>D,pulse</sub>	T <sub>C</sub> =25 °C	144	
Avalanche current, single pulse <sup>4)</sup>	IAS	T <sub>C</sub> =25 °C	20	
Avalanche energy, single pulse	E <sub>AS</sub>	$I_{\rm D}$ =20 A, $R_{\rm GS}$ =25 $\Omega$	9	mJ
Gate source voltage	V <sub>GS</sub>		±20	V

<sup>1)</sup> J-STD20 and JESD22

#### **Product Summary**


V <sub>DS</sub>		34	V
$R_{\mathrm{DS(on),max}}$	V <sub>GS</sub> =10 V	12	mΩ
	V <sub>GS</sub> =4.5 V	15	
I <sub>D</sub>		36	Α

PG-TSDSON-8











# **Maximum ratings,** at $T_i$ =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Power dissipation	$P_{\text{tot}}$	T <sub>C</sub> =25 °C	25	W
		T <sub>A</sub> =25 °C, R <sub>thJA</sub> =60 K/W <sup>2)</sup>	2.1	
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 150	°C
IEC climatic category; DIN IEC 68-1			55/150/56	

Parameter	Symbol	Conditions	Values		Unit	
			min.	typ.	max.	
Thermal characteristics						
Thermal resistance, junction - case	$R_{\mathrm{thJC}}$		-	-	5.1	K/W
Device on PCB	$R_{thJA}$	6 cm <sup>2</sup> cooling area <sup>2)</sup>	-	1	60	

## **Electrical characteristics,** at $T_i$ =25 °C, unless otherwise specified

#### **Static characteristics**

Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =1 mA	34	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 250  \mu {\rm A}$	1.2	-	2	
Zero gate voltage drain current	I <sub>DSS</sub>	$V_{\rm DS} = 34 \text{ V}, V_{\rm GS} = 0 \text{ V}, $ $T_{\rm j} = 25 \text{ °C}$	ı	0.1	1	μΑ
		V <sub>DS</sub> =34 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =125 °C	-	10	100	
Gate-source leakage current	I <sub>GSS</sub>	V <sub>GS</sub> =16 V, V <sub>DS</sub> =0 V	-	10	100	nA
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =4.5 V, I <sub>D</sub> =12 A	-	12.0	15	mΩ
		V <sub>GS</sub> =10 V, I <sub>D</sub> =20 A	-	10.0	12.0	
Gate resistance	$R_{G}$		1.5	3.0	6.0	Ω
Transconductance	$g_{fs}$	$ V_{\rm DS}  > 2 I_{\rm D} R_{\rm DS(on)max}$ , $I_{\rm D} = 30~{\rm A}$	24	47	-	S

 $<sup>^{2)}</sup>$  Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70  $\mu$ m thick) copper area for drain connection. PCB is vertical in still air.

Rev. 2.0 page 2 2013-05-14

<sup>3)</sup> See figure 3 for more detailed information




Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Dynamic characteristics						
Input capacitance	C <sub>iss</sub>		-	975	1310	pF
Output capacitance	Coss	V <sub>GS</sub> =0 V, V <sub>DS</sub> =15 V, f=1 MHz	-	340	450	
Reverse transfer capacitance	C <sub>rss</sub>		-	21	-	
Turn-on delay time	$t_{\rm d(on)}$		-	4.5	-	ns
Rise time	t <sub>r</sub>	V <sub>DD</sub> =15 V, V <sub>GS</sub> =10 V,	-	2.2	-	
Turn-off delay time	$t_{d(off)}$	$I_{D}$ =30 A, $R_{G,ext}$ =1.6 Ω	-	16	-	
Fall time	$t_{f}$		-	2.0	-	
Gate Charge Characteristics <sup>5)</sup>						
Gate to source charge	Q <sub>gs</sub>		-	3.3	4.4	nC
Gate charge at threshold	Q <sub>g(th)</sub>	]	-	1.5	-	
Gate to drain charge	Q <sub>gd</sub>	V <sub>DD</sub> =15 V, I <sub>D</sub> =30 A,	-	1.6	2.1	
Switching charge	Q <sub>sw</sub>	V <sub>GS</sub> =0 to 4.5 V	-	3.2	-	
Gate charge total	Qg	]	-	6.1	8.1	
Gate plateau voltage	V <sub>plateau</sub>		-	3.4	-	V
Gate charge total	Qg	V <sub>DD</sub> =15 V, I <sub>D</sub> =30 A, V <sub>GS</sub> =0 to 10 V	-	13	17	
Gate charge total, sync. FET	Q <sub>g(sync)</sub>	V <sub>DS</sub> =0.1 V, V <sub>GS</sub> =0 to 4.5 V	-	5.3	-	nC
Output charge	Q <sub>oss</sub>	V <sub>DD</sub> =15 V, V <sub>GS</sub> =0 V	-	8.9	12	
Reverse Diode	*					•
Diode continuous forward current	Is	T _25 °C	-	-	23	А
Diode pulse current	I <sub>S,pulse</sub>	- T <sub>C</sub> =25 °C	1	-	148	
Diode forward voltage	$V_{SD}$ $V_{GS}=0 \text{ V, } I_{F}=20 \text{ A,} T_{j}=25 \text{ °C}$		-	0.9	-	V
Reverse recovery charge	Q <sub>rr</sub>	$V_{\rm R}$ =15 V, $I_{\rm F}$ = $I_{\rm S}$ , $di_{\rm F}/dt$ =400 A/ $\mu$ s	-	-	10	nC

<sup>&</sup>lt;sup>4)</sup> See figure 13 for more detailed information <sup>5)</sup> See figure 16 for gate charge parameter definition



### 1 Power dissipation


## $P_{\text{tot}} = f(T_{\text{C}})$



#### 2 Drain current

$$I_{D}=f(T_{C})$$


parameter: V<sub>GS</sub>



## 3 Safe operating area

 $I_D=f(V_{DS}); T_C=25 \text{ °C}; D=0$ 


parameter:  $t_p$ 



#### 4 Max. transient thermal impedance

 $Z_{\text{thJC}}$ =f( $t_{p}$ )

parameter:  $D=t_p/T$ 






## 5 Typ. output characteristics

 $I_D=f(V_{DS}); T_j=25 °C$ 


parameter: V<sub>GS</sub>



# 6 Typ. drain-source on resistance

 $R_{DS(on)}=f(I_D); T_j=25 \text{ °C}$ 


parameter: V<sub>GS</sub>



# 7 Typ. transfer characteristics


 $I_{D}=f(V_{GS}); |V_{DS}|>2|I_{D}|R_{DS(on)max}$ 

parameter: T<sub>i</sub>



## 8 Typ. forward transconductance

$$g_{fs}=f(I_D); T_j=25 \text{ °C}$$







# 9 Drain-source on-state resistance

 $R_{DS(on)} = f(T_i); I_D = 20 \text{ A}; V_{GS} = 10 \text{ V}$ 

## 10 Typ. gate threshold voltage

 $V_{GS(th)}=f(T_i); V_{GS}=V_{DS}; I_D=250 \mu A$ 






## 11 Typ. capacitances


 $C=f(V_{DS}); V_{GS}=0 V; f=1 MHz$ 

#### 12 Forward characteristics of reverse diode

 $I_{\mathsf{F}} = \mathsf{f}(V_{\mathsf{SD}})$ 

parameter:  $T_{\rm j}$ 








#### 13 Avalanche characteristics

 $I_{AS}$ =f( $t_{AV}$ );  $R_{GS}$ =25  $\Omega$ 


parameter:  $T_{j(start)}$ 



## 14 Typ. gate charge


 $V_{GS}$ =f( $Q_{gate}$ );  $I_D$ =30 A pulsed

parameter:  $V_{\rm DD}$ 




## 15 Drain-source breakdown voltage

 $V_{BR(DSS)}=f(T_j); I_D=1 mA$ 




#### 16 Gate charge waveforms








# Package Outline

## **PG-TSDSON-8**









DIM	MILLIMI	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	0.90	1.10	0.035	0.043
b	0.24	0.44	0.009	0.017
Ь1	0.10	0.30	0.004	0.012
b2	0.20	0.44	0.008	0.017
D=D1	3.20	3.40	0.126	0.134
D2	2.15	2.45	0.085	0.096
E	3.20	3.40	0.126	0.134
E4	1.60	1.81	0.063	0.071
E5	0.59	0.86	0.023	0.034
е	0.0	65	0.026	
Ν	8	3	8	
L	0.30	0.56	0.012	0.022
L1	0.33	0.60	0.013	0.024
aaa	0.2	5	0.0	010
F1	3.8	30	0.1	150
F2	2.2	2.29		090
F3	0.31		0.0	012
F4	0.34		0.0	013
F5	0.65		0.0	026
F6	0.8	0	0.0	031
F7	2.3	36	0.0	093

DOCUMENT NO. Z8B00131645
SCALE 0
2.5 0 2.5 1
EUROPEAN PROJECTION
ISSUE DATE 17-09-2008
REVISION 02



Published by Infineon Technologies AG 81726 Munich, Germany © 2010 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.