


N-channel 650 V, 14 m Ω typ., 130 A MDmesh M5 Power MOSFET in a Max247 package



Max247



AM01475v1_noZen

Features

Order code	V _{DS} at T _J max.	R _{DS(on)} max.	I _D
STY139N65M5	710 V	17 mΩ	130 A

- Extremely low R_{DS(on)}
- · Low gate charge and input capacitance
- · Excellent switching performance
- 100% avalanche tested

Applications

· Switching applications

Description

This device is an N-channel Power MOSFET based on the MDmesh M5 innovative vertical process technology combined with the well-known PowerMESH horizontal layout. The resulting product offers extremely low on-resistance, making it particularly suitable for applications requiring high power and superior efficiency.



Product status link STY139N65M5

Product summary			
Order code STY139N65M5			
Marking	139N65M5		
Package	Max247		
Packing	Tube		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
I_	Drain current (continuous) at T _C = 25 °C	130	A
I _D	Drain current (continuous) at T _C = 100 °C	78	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	520	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	625	W
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _J max.)	12	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	2400	mJ
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns
T _{stg}	Storage temperature range	-55 to 150	°C
TJ	Operating junction temperature range	-55 to 150	°C

^{1.} Pulse width is limited by safe operating area.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.2	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient	30	°C/W

DS8904 - Rev 5 page 2/12

^{2.} $I_{SD} \le 130 \text{ A}$, $di/dt \le 400 \text{ A/}\mu\text{s}$, V_{DS} (peak) $< V_{(BR)DSS}$, $V_{DD} = 400 \text{ V}$.



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified.

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	650			V
I _{DSS}	Zoro goto voltago droin ourrent	V _{GS} = 0 V, V _{DS} = 650 V			10	
	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 650 V, T _C = 125 °C ⁽¹⁾			100	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 65 A		14	17	mΩ

^{1.} Specified by design, not tested in production.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	15600	-	pF
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	_	365	-	pF
C _{rss}	Reverse transfer capacitance			9	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 520 V, V _{GS} = 0 V	-	1559	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	V _{DS} = 0 to 520 V, V _{GS} = 0 V		360	-	pF
R_{G}	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	1.2	-	Ω
Qg	Total gate charge	V _{DD} = 520 V, I _D = 65 A	-	363	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	88	-	nC
Q_{gd}	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	_	164	-	nC

C_{O(tr)} is an equivalent capacitance that provides the same charging time as C_{OSS} while V_{DS} is rising from 0 V to the stated value.

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(v)}	Voltage delay time	V _{DD} = 400 V, I _D = 80 A,	-	295	-	ns
t _{r(v)}	Voltage rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	56	-	ns
t _{f(i)}	Current fall time	(see Figure 15. Test circuit for inductive load switching and diode recovery times	-	37	-	ns
t _{c(off)}	Crossing time	and Figure 18. Switching time waveform)	-	84	-	ns

DS8904 - Rev 5 page 3/12

^{2.} $C_{o(er)}$ is an equivalent capacitance that provides the same stored energy as C_{oss} while V_{DS} is rising from 0 V to the stated value.



Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		130	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		520	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 130 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 130 A, di/dt = 100 A/μs,	-	570		ns
Qrr	Reverse recovery charge	V _{DD} = 100 V	-	15		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	53		Α
t _{rr}	Reverse recovery time	I _{SD} = 130 A, di/dt = 100 A/µs,	-	720		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V, T _J = 150 °C	-	24		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	68		Α

^{1.} Pulse width is limited by safe operating area.

DS8904 - Rev 5 page 4/12

^{2.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%.



2.1 Electrical characteristics (curves)







Figure 2. Normalized transient thermal impedance $K = \frac{AM09125v1}{10^4}$ $\frac{AM09125v1}{0.00}$ $\frac{Am09125v1}{0.00$

Figure 3. Typical output characteristics AM08893v2 $I_D(A)$ V_{GS}=10V 300 8V 250 200 7V 150 100 6V 50 5V 10 15 $\overline{V}_{DS}(V)$







DS8904 - Rev 5 page 5/12



Figure 7. Typical gate charge characteristics




Figure 8. Typical capacitance characteristics




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized on-resistance vs temperature




Figure 11. Typical output capacitance stored energy





Figure 12. Typical switching energy vs gate resistance



Note: E_{on} including reverse recovery of a SiC diode.


DS8904 - Rev 5 page 6/12





3 Test circuits

Figure 13. Test circuit for resistive load switching times

AM01468v1







DS8904 - Rev 5 page 7/12




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 Max247 package information

Figure 19. Max247 package outline



0094330_5

DS8904 - Rev 5 page 8/12



Table 7. Max247 package mechanical data

Dim.	mm					
Dilli.	Min.	Тур.	Max.			
А	4.70	-	5.30			
A1	2.20	-	2.60			
b	1.00	-	1.40			
b1	2.00	-	2.40			
b2	3.00	-	3.40			
С	0.40	-	0.80			
D	19.70	-	20.30			
е	5.35	-	5.55			
E	15.30	-	15.90			
L	14.20	-	15.20			
L1	3.70	-	4.30			

DS8904 - Rev 5 page 9/12



Revision history

Table 8. Document revision history

Date	Revision	Changes
09-Mar-2012	1	First release.
04-Apr-2012	2	Inserted new Section 2.1: Electrical characteristics (curves).
017tp1 2012		Updated Section 4: Package mechanical data.
19-Apr-2012	3	Document promoted from preliminary data to production data.
10 7101 2012		Updated Section 4: Package mechanical data.
24-Jan-2013	4	- Minor text changes
24-Jan-2013	4	– Modified: I _{AR} E _{AS} values on <i>Table 2</i>
		Updated title, Internal schematic, Features and Description on cover page.
18-Jul-2022	5	Updated I _{AR} value in Table 1. Absolute maximum ratings and updated Table 2. Thermal data.
		Minor text changes.

DS8904 - Rev 5 page 10/12



Contents

1	Elec	ctrical ratings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	kage information	8
	4.1	Max247 package information	38
Rev	/ision	history	.10



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved

DS8904 - Rev 5 page 12/12