


DIGITAL AUDIO MOSFET

Features

- Integrated Half-Bridge Package
- Reduces the Part Count by Half
- Facilitates Better PCB Layout
- Key Parameters Optimized for Class-D Audio Amplifier Applications
- Low R_{DS(ON)} for Improved Efficiency
- Low Qg and Qsw for Better THD and Improved Efficiency
- Low Qrr for Better THD and Lower EMI
- Can Delivery up to 200W per Channel into 8Ω Load in Half-Bridge Configuration Amplifier
- · Lead-Free Package

Key Parameters ©							
V_{DS}	150	٧					
R _{DS(ON)} typ. @ 10V	80	mΩ					
Q _g typ.	13	nC					
Q _{sw} typ.	4.1	nC					
R _{G(int)} typ.	2.5	Ω					
T _J max	150	°C					





G1, G2 D1, D2		S1, S2
Gate	Drain	Source

Description

This Digital Audio MosFET Half-Bridge is specifically designed for Class D audio amplifier applications. It consists of two power MosFET switches connected in half-bridge configuration. The latest process is used to achieve low on-resistance per silicon area. Furthermore, Gate charge, body-diode reverse recovery, and internal Gate resistance are optimized to improve key Class D audio amplifier performance factors such as efficiency, THD and EMI. These combine to make this Half-Bridge a highly efficient, robust and reliable device for Class D audio amplifier applications.

Absolute Maximum Ratings 6

	Parameter	Max.	Units	
V _{DS}	Drain-to-Source Voltage	150	V	
V_{GS}	Gate-to-Source Voltage	±20		
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	8.7	А	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	6.2		
I _{DM}	Pulsed Drain Current ①	34		
E _{AS}	Single Pulse Avalanche Energy②	77	mJ	
P _D @T _C = 25°C	Power Dissipation ④	18	W	
P _D @T _C = 100°C	Power Dissipation ④	7.2		
	Linear Derating Factor	0.15	W/°C	
T _J	Operating Junction and	-55 to + 150	°C	
T _{STG}	Storage Temperature Range			
	Soldering Temperature, for 10 seconds	200		
	(1.6mm from case)	300		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)		

Thermal Resistance ®

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case 4		6.9	
$R_{\theta JA}$	Junction-to-Ambient @		65	

Notes ① through ⑥ are on page 2

www.irf.com

Electrical Characteristics @ T_J = 25°C (unless otherwise specified) ©

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	150			٧	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta \mathrm{BV}_{\mathrm{DSS}}\!/\!\Delta T_{\mathrm{J}}$	Breakdown Voltage Temp. Coefficient		0.19		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		80	95	mΩ	$V_{GS} = 10V, I_D = 5.2A$ ③
$V_{GS(th)}$	Gate Threshold Voltage	3.0	_	4.9	٧	$V_{DS} = V_{GS}$, $I_D = 50\mu A$
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	_	-11		mV/°C	
I _{DSS}	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 150V, V_{GS} = 0V$
				250		$V_{DS} = 150V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage		_	-100		V _{GS} = -20V
g _{fs}	Forward Transconductance	11	_		S	$V_{DS} = 50V, I_{D} = 5.2A$
Q_g	Total Gate Charge		13	20		
Q _{gs1}	Pre-Vth Gate-to-Source Charge		3.3			$V_{DS} = 75V$
Q_{gs2}	Post-Vth Gate-to-Source Charge		0.8		nC	V _{GS} = 10V
Q_{gd}	Gate-to-Drain Charge		3.9			I _D = 5.2A
Q _{godr}	Gate Charge Overdrive		5.0			See Fig. 6 and 19
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})		4.1			
$R_{G(int)}$	Internal Gate Resistance		2.5		Ω	
$t_{d(on)}$	Turn-On Delay Time		7.0			$V_{DD} = 75V, V_{GS} = 10V$ 3
t _r	Rise Time		6.6			$I_{D} = 5.2A$
$t_{d(off)}$	Turn-Off Delay Time		13		ns	$R_G = 2.4\Omega$
t _f	Fall Time		3.1			
C _{iss}	Input Capacitance		810			V _{GS} = 0V
C _{oss}	Output Capacitance		100		pF	$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		15			f = 1.0MHz, See Fig.5
C _{oss}	Effective Output Capacitance		97			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 120V$
L _D	Internal Drain Inductance		4.5			Between lead, p
					nH	6mm (0.25in.)
L _S	Internal Source Inductance		7.5			from package
						and center of die contact

Diode Characteristics 6

	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S @ T _C = 25°C	Continuous Source Current			8.7		MOSFET symbol
	(Body Diode)				Α	showing the
I _{SM}	Pulsed Source Current			34		integral reverse
	(Body Diode) ①					p-n junction diode.
V _{SD}	Diode Forward Voltage			1.3	٧	$T_J = 25^{\circ}C$, $I_S = 5.2A$, $V_{GS} = 0V$ ③
t _{rr}	Reverse Recovery Time		57	86	ns	$T_J = 25^{\circ}C, I_F = 5.2A$
Q_{rr}	Reverse Recovery Charge		140	210	nC	di/dt = 100A/µs ③

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25$ °C, L = 5.8mH, $R_G = 25\Omega$, $I_{AS} = 5.2$ A.

- $\ \, \mbox{\it \ Θ}$ is measured at T_J of approximately 90°C.
- S Limited by Tjmax. See Figs. 14, 15, 17a, 17b for repetitive avalanche information
- © Specifications refer to single MosFET.




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs.Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature





Fig 6. Typical Gate Charge vs.Gate-to-Source Voltage



V_{SD}, Source-to-Drain Voltage (V)

Fig 7. Typical Source-Drain Diode Forward Voltage

0.5

0.1

0.0

 $V_{\overline{GS}} = 0V$

1.5

1.0




Fig 9. Maximum Drain Current vs. Case Temperature






Fig 8. Maximum Safe Operating Area




Fig 10. Threshold Voltage vs. Temperature






Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case





 V_{GS} , Gate-to-Source Voltage (V)

IRFI4019H-117P




Fig 13. Maximum Avalanche Energy Vs. Drain Current




Fig 14. Diode Reverse Recovery Test Circuit for HEXFET® Power MOSFETs

www.irf.com 5




Fig 15a. Unclamped Inductive Test Circuit




Fig 15b. Unclamped Inductive Waveforms




Fig 16a. Switching Time Test Circuit




Fig 16b. Switching Time Waveforms




Fig 17a. Gate Charge Test Circuit






Fig 17b Gate Charge Waveform

6 www.irf.com

TO-220 Full-Pak 5-Pin Package Outline, Lead-Form Option 117

(Dimensions are shown in millimeters (inches))





	NOT	ES:										
	1.0	DIMENS	SIONING A	ND TOLER	ANCING A	S PER	AS	SME Y	14.5 M-	1994.		
	2,0	DIMENS	SIONS ARE	SHOWN	N MILLIME	TERS	[IN	CHES]				
	23,0	LEAD [DIMENSION	AND FINI	SH UNCO	NTROLL	_ED	IN LI	l.			
	4.0	.005"	SION D & (0.127) PE WES OF TH	ER SIDE.	THESE DIA							
	Δ		SION b1. b			TO D	A C F	- NET	AL ONLY			
	20			-,	-							
	<u>/6.0\</u>		OPTIONAL				D	BY DI	MENSIONS	u & v.		
	7.0	CONTR	OLLING DI	MENSION :	INCHES.							
ſ	S] [S				
	Y M		DIMEN	SIONS		Ŋ		M		DIMEN	SIONS	
	В	MILLIM	ETERS	INC	HES	O T		B	MILLIM	ETERS	INC	HES
	0	MIN.	MAX.	MIN.	MAX.	E S		0	MIN.	MAX.	MIN.	MAX
Ì	Α	4.57	4.83	.180	.190		1 1	e	1.70	BSC	.067	BSC
ı	A1	2.57	2.83	.101	.111			L	13.20	13.73	.520	.54
l	A2	2.51	2.85	.099	.112		Ш	L1	1.91	2.31	.075	.09
l	A3	3.73	4.24	.147	.167			L2	12.7	13.46	.500	.530
l	A4	5.79	6.29	.228	.248			L3	10.92	11.68	.430	.460
l	ь	0.61	0.95	0.24	.037		Ш	n	6.05	6.15	.238	.24
l	ь1	0.56	0.90	.022	0.35	5	Ш	øΡ	3.05	3.45	.120	.136
l	b2	1,13	1.48	0.44	.058			u	2.40	2.50	.094	.09
l	b3	1.08	1.43	0.42	.056	5	Ш	٧	0.40	0.50	.016	.020
ı	ь4	0.76	1.06	.030	.042		Ш	ø1	-	45°	-	45
ı	b5	0.71	1.01	.028	.040	5	١ '					
1	С	0.33	0.63	.013	.025							
1	c1	0.28	0.58	.011	.023	5						
	D	8.65	9.80	.341	.386	4						
I	d1	15.80	16.12	.622	.635							
ĺ	d2	13.97	14.22	.550	.560							

.011 .341 .622 .550 .484

12 92

509

S Y M		DIMENSIONS							
В	MILLIM	ETERS	INC	HES	N O T E S				
O L	MIN.	MAX.	MIN.	MAX.	Š				
e	1.70	BSC	.067	BSC					
L	13.20	13.73	.520	.541	1				
L1	1.91	2.31	.075	.091	3				
L2	12.7	13.46	.500	.530					
L3	10.92	11.68	.430	.460					
n	6.05	6.15	.238	.242					
øΡ	3.05	3.45	.120	.136					
u	2.40	2.50	.094	.098	6				
v	0.40	0.50	.016	.020	6				
ø1	-	45*	-	45°					
$\overline{}$									


LEAD ASSIGNMENTS

- 1 SOURCE 2 2 GATE 2
- 3 DRAIN 2 / SOURCE 1
- 4 GATE 1
- 5 DRAIN 1

TO-220 Full-Pak 5-Pin Part Marking Information

EXAMPLE: THIS IS AN IRFI4019H WITH LOT CODE 8024 ASSEMBLED ON WW02,2000 IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position indicates "Lead Free"



b4 b5 c c1 D d1 d2 d3 E 0.76 0.71 0.33 0.28 8.65 15.80 13.97 12.30 9.63

TO-220AB Full-Pak 5-Pin package is not recommended for Surface Mount Application.

Data and specifications subject to change without notice. This product has been designed and qualified for the Consumer market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 08/06

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.