

## MOSFET D<sup>2</sup>PAK

### StrongIRFET™ 2 Power-Transistor, 100 V

### **Features**

- Optimized for a wide range of applications
- N-channel, normal level
- 100% avalanche tested
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21


### **Product validation**

Qualified according to JEDEC Standard

Table 1 Key performance parameters

iable in the periodical parameters							
Parameter		Value		Unit			
V <sub>DS</sub>		100		V			
$R_{\rm DS(on),max}$		3.5		mΩ			
I <sub>D</sub>		151		A			
Q <sub>oss</sub>		89		nC			
$Q_{G}$		69		nC			









Part number	Package	Marking	Related links
IPB035N10NF2S	PG-TO263-3	035N10NS	-

### Public

# StrongIRFET™ 2 Power-Transistor, 100 V IPB035N10NF2S



## Table of contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package outlines	10
Revision history	11
Trademarks	11
Disclaimer	11

# StrongIRFET™ 2 Power-Transistor, 100 V IPB035N10NF2S



## 1 Maximum ratings

at  $T_A$ =25 °C, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test condition	
raiametei	Symbol	Min.	Тур.	Max.	Oilit	Note / Test condition	
Continuous drain current <sup>1)</sup>	I <sub>D</sub>	-	-	151 116 111 23	1	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =6 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =40 °C/W <sup>2)</sup>	
Pulsed drain current <sup>3)</sup>	I <sub>D,pulse</sub>	-	-	604	А	<i>T</i> <sub>C</sub> =25 °C	
Avalanche energy, single pulse <sup>4)</sup>	E <sub>AS</sub>	-	-	239	mJ	$I_{\rm D} = 80 \text{ A}, R_{\rm GS} = 25 \Omega$	
Gate source voltage	$V_{\rm GS}$	-20	_	20	V	-	
Power dissipation	$P_{\rm tot}$	-	-	214 3.8	W	$T_{\rm C}$ =25 °C $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =40 °C/W <sup>2)</sup>	
Operating and storage temperature	$T_{\rm j}$ , $T_{\rm stg}$	-55	-	175	°C	-	

<sup>1)</sup> Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.

### 2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test condition
raiailletei	Syllibol	Min.	Тур.	Max.	Oille	Note / Test condition
Thermal resistance, junction - case	$R_{thJC}$	-	-	0.7	°C/W	
Thermal resistance, junction - ambient, 6 cm <sup>2</sup> cooling area <sup>5)</sup>	$R_{thJA}$	-	-	40	°C/W	-
Thermal resistance, junction - ambient, minimal footprint	$R_{thJA}$	-	-	62	°C/W	

Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm $^2$  (one layer, 70  $\mu$ m thick) copper area for drain connection. PCB is vertical in still air.

Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm $^2$  (one layer, 70  $\mu$ m thick) copper area for drain connection. PCB is vertical in still air.

<sup>3)</sup> See Diagram 3 for more detailed information

<sup>4)</sup> See Diagram 13 for more detailed information

# StronglRFET™ 2 Power-Transistor, 100 V IPB035N10NF2S



## 3 Electrical characteristics

at  $T_i$ =25 °C, unless otherwise specified

Table 4 Static characteristics

Parameter	Symbol	Values			l lni+	Note / Test condition
raiailletei	Symbol	Min.	Тур.	Max.	Joint	Note / Test condition
Drain-source breakdown voltage	$V_{(BR)DSS}$	100	-	-	٧	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =1 mA
Gate threshold voltage	$V_{\rm GS(th)}$	2.2	3.0	3.8	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 113  \mu \text{A}$
Zero gate voltage drain current	I <sub>DSS</sub>	-	0.1 10	1 100	μΑ	$V_{\rm DS}$ =100 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C $V_{\rm DS}$ =100 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =125 °C
Gate-source leakage current	$I_{GSS}$	-	10	100	nA	$V_{\rm GS}$ =20 V, $V_{\rm DS}$ =0 V
Drain-source on-state resistance	$R_{\mathrm{DS(on)}}$	-	3.2 3.9	3.5 4.3	mΩ	$V_{GS}$ =10 V, $I_{D}$ =80 A $V_{GS}$ =6 V, $I_{D}$ =40 A
Gate resistance	$R_{G}$	-	1.7	-	Ω	-
Transconductance <sup>6)</sup>	$g_{fs}$	75	150	-	S	$ V_{\rm DS}  \ge 2 I_{\rm D} R_{\rm DS(on)max}, I_{\rm D} = 80 \text{ A}$

<sup>6)</sup> Defined by design. Not subject to production test.

Table 5 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note / Test condition
raiametei	Symbol	Min.	Тур.	Max.		Note / Test condition
Input capacitance	C <sub>iss</sub>	-	4900	-	pF	$V_{\rm GS}$ =0 V, $V_{\rm DS}$ =50 V, $f$ =1 MHz
Output capacitance	C <sub>oss</sub>	-	750	-	pF	
Reverse transfer capacitance	C <sub>rss</sub>	-	34	-	pF	
Turn-on delay time	$t_{\sf d(on)}$	-	17	-	ns	
Rise time	t <sub>r</sub>	-	14	-	ns	$V_{DD}$ =50 V, $V_{GS}$ =10 V, $I_{D}$ =80 A,
Turn-off delay time	$t_{\sf d(off)}$	-	35	-	ns	$R_{\rm G,ext}$ =1.6 $\Omega$
Fall time	t <sub>f</sub>	-	12	-	ns	

# StronglRFET™ 2 Power-Transistor, 100 V IPB035N10NF2S



Table 6 Gate charge characteristics 7)

Parameter	Symbol	Values			Linit	Note / Test condition	
raiametei	Symbol	Min.	Тур.	Max.		Note / Test condition	
Gate to source charge	$Q_{\mathrm{gs}}$	-	23	-	nC		
Gate charge at threshold	$Q_{\mathrm{g(th)}}$	-	14.6	-	nC		
Gate to drain charge	$Q_{\mathrm{gd}}$	-	14.2	-	nC		
Switching charge	$Q_{sw}$	-	23	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =80 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge total <sup>8)</sup>	$Q_{ m g}$	-	69	104	nC		
Gate plateau voltage	$V_{ m plateau}$	-	4.7	-	V		
Output charge	$Q_{\rm oss}$	-	89	-	nC	$V_{\rm DS}$ =50 V, $V_{\rm GS}$ =0 V	

<sup>7)</sup> See "Gate charge waveforms" for parameter definition


### Table 7 Reverse diode


Davamakar	Sympol	Values			Linit	Note / Test condition	
Parameter	Symbol	Min.	Тур.	Max.	Onic	Note / Test condition	
Diode continuous forward current	I <sub>s</sub>	-	-	128	А	T −25 °C	
Diode pulse current	I <sub>S,pulse</sub>	-	-	604	Α	<i>T</i> <sub>C</sub> =25 °C	
Diode forward voltage	$V_{\rm SD}$	-	0.90	1.2	V	V <sub>GS</sub> =0 V, I <sub>F</sub> =80 A, T <sub>j</sub> =25 °C	
Reverse recovery time	t <sub>rr</sub>	-	36	-	ns	1/-E01/ 1-00 A di /d+E00 A/us	
Reverse recovery charge	$Q_{\rm rr}$	-	208	-	nC	$V_{R}$ =50 V, $I_{F}$ =80 A, d $I_{F}$ /d $t$ =500 A/ $\mu$ s	

<sup>8)</sup> Defined by design. Not subject to production test.





## 4 Electrical characteristics diagrams






























## 5 Package outlines



PACKAGE - GROUP NUMBER:	PG-TO263-3-U02					
DIMENSIONS	MILLIMETERS					
DIMENSIONS	MIN.	MAX.				
Α	4.06	4.83				
A1	0.00	0.25				
b	0.51	1.00				
b1	1.07	1.78				
С	0.30	0.73				
c1	1.14	1.65				
D	8.38	9.65				
D1	6.60	7.50				
E	9.65	10.67				
E1	6.22	8.70				
е	2.54					
N	;	3				
Н	14.60	15.88				
١	1.52	2.60				
L1	1.05	1.68				
L2	1.35	1.78				
THETA	-9.00°	8.00°				




Figure 1 Outline PG-TO263-3, dimensions in mm

# StrongIRFET™ 2 Power-Transistor, 100 V IPB035N10NF2S



### **Revision history**

IPB035N10NF2S

#### Revision 2025-01-20, Rev. 1.0

Previous revisions

Revision	Date	Subjects (major changes since last revision)
1.0	2025-01-20	Release of final datasheet

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2025 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www. infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.