

AONR62921

100V N-Channel MOSFET

General Description

- Trench Power AlphaSGT[™] technology
- $\bullet \ Low \ R_{DS(ON)}$
- Low Gate Charge
- Logic Level Gate Drive
- RoHS and Halogen-Free Compliant

Applications


• Synchronous Rectification in Power Adaptors

Product Summary

 $\begin{array}{lll} V_{DS} & 100V \\ I_{D} \; (at \, V_{GS} \! = \! 10V) & 50A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10V) & < 10.2 m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 4.5V) & < 12.6 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested





Orderable Part Number	Package Type	Form	Minimum Order Quantity
AONR62921	DFN 3.3x3.3	Tape & Reel	3000

Parameter Drain-Source Voltage		Symbol	Maximum	Units V	
		V_{DS}	100		
Gate-Source Voltag	е	V_{GS}	±20	V	
Continuous Drain	T _C =25°C		50		
Current	T _C =100°C	I _D	31.5	А	
Pulsed Drain Current ^Ċ		I _{DM}	135	\neg	
Continuous Drain	T _A =25°C		13.5	Α	
Current	T _A =70°C	IDSM	10.5		
Avalanche Current ⁰		I _{AS}	37	А	
Avalanche energy	L=0.1mH	E _{AS}	68	mJ	
	T _C =25°C	В	54	W	
Power Dissipation ^B	T _C =100°C	P _D	21.5	VV	
	T _A =25°C	D	4.1	W	
Power Dissipation A	T _A =70°C	P _{DSM}	2.6	VV	
Junction and Storag	e Temperature Range	T _J , T _{STG}	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol	Symbol Typ Max		Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	25	30	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	50	60	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	1.8	2.3	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC PARAMETERS							
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V	
I _{DSS} Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			1			
I _{DSS}	Zero Gate Voltage Drain Current	T _J =55°C			5	μA	
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V			±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu A$	1.3	1.75	2.3	V	
R _{DS(ON)} Static Drain-Source On-Resistance	V _{GS} =10V, I _D =13.5A		8.5	10.2	mΩ		
	T _J =125°C		16	19.2	11152		
		V _{GS} =4.5V, I _D =11.5A		10	12.6	mΩ	
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =13.5A		50		S	
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.7	1	V	
Is	Maximum Body-Diode Continuous Curre	ent			50	Α	
DYNAMIC	PARAMETERS						
C _{iss}	Input Capacitance			2450		pF	
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =50V, f=1MHz		180		pF	
C _{rss}	Reverse Transfer Capacitance			11		pF	
R_g	Gate resistance	f=1MHz	0.6	1.2	1.8	Ω	
SWITCHI	NG PARAMETERS						
Q _g (10V)	Total Gate Charge			35		nC	
Q _g (4.5V)	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, I _D =13.5A		15.5		nC	
Q_{gs}	Gate Source Charge	VGS=10V, VDS=30V, ID=13.5A		6.5		nC	
Q_{gd}	Gate Drain Charge			5		nC	
Q _{oss}	Output Charge	V_{GS} =0V, V_{DS} =50V		30		nC	
t _{D(on)}	Turn-On DelayTime			7.5		ns	
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =3.7 Ω ,		3.5		ns	
$t_{D(off)}$	Turn-Off DelayTime	$R_{GEN}=3\Omega$		30		ns	
t _f	Turn-Off Fall Time			5		ns	
t _{rr}	Body Diode Reverse Recovery Time	I_F =13.5A, di/dt=500A/ μ s		25		ns	
Q_{rr}	Body Diode Reverse Recovery Charge	I_F =13.5A, di/dt=500A/ μ s		123		nC	

A. The value of R_{BJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{0JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $\rm T_{J(MAX)}\!\!=\!\!150^{\circ}\,$ C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating. G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





10


I_D (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

20


25

30


15




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)

4

0




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

