

AOW2502

150V N-Channel MOSFET

General Description

Trench Power MV MOSFET technology

• Low R_{DS(ON)}

Low Gate Charge

Optimized for fast-switching applications

Product Summary

150V I_D (at V_{GS}=10V) 106A $R_{\text{DS(ON)}}$ (at $V_{\text{GS}}\text{=}10\text{V})$ $< 10.7 m\Omega$

100% UIS Tested 100% Rg Tested




Applications

Synchronous Rectification in DC/DC and AC/DC Converters

Industrial and Motor Drive applications

TO-262





Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOW2502	TO-262	Tube	1000

Absolute Maximum Ratings T _A =25°C unless otherwise noted						
Parameter		Symbol	Maximum	Units		
Drain-Source Voltage		V _{DS}	150	V		
Gate-Source Voltage		V_{GS}	±20	V		
Continuous Drain	T _C =25°C		106			
Current	T _C =100°C	'D	67	A		
Pulsed Drain Current C		I _{DM}	250			
Continuous Drain	T _A =25°C		16	A		
Current	T _A =70°C	IDSM	13	^		
Avalanche Current ^C		I _{AS}	40	A		
Avalanche energy L=0.3mH ^C		E _{AS}	240	mJ		
V _{DS} Spike 10μs		V _{SPIKE}	180	V		
	T _C =25°C	D	277	W		
Power Dissipation B	T _C =100°C	P _D	111	VV		
	T _A =25°C	р	6.2	W		
Power Dissipation A	T _A =70°C	P _{DSM}	4.0	VV		
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C		

Thermal Characteristics						
Parameter		Symbol Typ		Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	R _{eJA}	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$\kappa_{\theta JA}$	55	65	°C/W	
Maximum Junction-to-Case	Steady-State	R _{eJC}	0.35	0.45	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	r Conditions		Min	Тур	Max	Units
STATIC I	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, VGS=0V		150			V
1	Zara Cata Valtaria Drain Current	V _{DS} =150V, V _{GS} =0V				1	
I _{DSS}	Zero Gate Voltage Drain Current		T _J =55°C			5	μA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V	V _{DS} =0V, V _{GS} =±20V			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	V _{DS} =V _{GS,} I _D =250μA		4.3	5.1	V
	Static Prain Source On Registance	V _{GS} =10V, I _D =20A			8.9	10.7	0
$R_{DS(ON)}$	Static Drain-Source On-Resistance	TO-220	T _J =125°C		17.3	21	mΩ
g FS	Forward Transconductance	V _{DS} =5V, I _D =20A	V _{DS} =5V, I _D =20A		50		S
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V			0.7	1	V
Is	Maximum Body-Diode Continuous Cu	rrent			106	Α	
DYNAMI	C PARAMETERS						
C _{iss}	Input Capacitance				3010		pF
C _{oss}	Output Capacitance	V _{GS} =0V, V _{DS} =75V, f=1MHz			345		pF
C _{rss}	Reverse Transfer Capacitance				14		pF
R_g	Gate resistance	f=1MHz		1	2	3	Ω
SWITCH	ING PARAMETERS						
Q _g (10V)	Total Gate Charge				43	60	nC
Q_{gs}	Gate Source Charge	V _{GS} =10V, V _{DS} =75V,	I _D =20A		18		nC
Q_{gd}	Gate Drain Charge	7			10		nC
t _{D(on)}	Turn-On DelayTime				19		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =75V, R_L =3.75 Ω , R_{GEN} =3 Ω			24		ns
t _{D(off)}	Turn-Off DelayTime				30		ns
t _f	Turn-Off Fall Time				8.5		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=500A/μ	ıs		75		ns
Q _{rr}	Body Diode Reverse Recovery Charge	e I _F =20A, dl/dt=500A/μs			880		nC

A. The value of R_{8JA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{6JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 150° C may be used if the PCB allows it.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev.1.0: December 2014 www.aosmd.com Page 2 of 6

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature T_{J(MAX)}=150° C.

D. The R_{BJA} is the sum of the thermal impedance from junction to case R_{BJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




 $\rm I_D$ (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{GS}(Volts) Figure 2: Transfer Characteristics (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)

Rev.1.0: December 2014 www.aosmd.com Page 3 of 6



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

Rev.1.0: December 2014 www.aosmd.com Page 4 of 6




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)





Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

Rev.1.0: December 2014 www.aosmd.com Page 5 of 6





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms





Rev.1.0: December 2014 www.aosmd.com Page 6 of 6