

# AOT418L/AOB418L

100V N-Channel MOSFET SDMOS™

# **General Description**


The AOT418L/AOB418L is fabricated with SDMOS<sup>TM</sup> trench technology that combines excellent  $R_{DS(ON)}$  with low gate charge and low  $Q_{rr}$ . The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.

# **Product Summary**

 $\begin{array}{lll} V_{DS} & 100V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 105A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 10m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 7V) & < 12m\Omega \end{array}$ 

100% UIS Tested 100%  $R_g$  Tested





Absolute Maximum Ratings T <sub>A</sub> =25°C unless otherwise noted								
• • • • • • • • • • • • • • • • • • • •		Symbol	Maximum	Units				
Drain-Source Voltage		V <sub>DS</sub>	100	V				
Gate-Source Voltage		V <sub>GS</sub>	±25	V				
Continuous Drain	T <sub>C</sub> =25°C		105					
Current <sup>G</sup>	T <sub>C</sub> =100°C	I <sub>D</sub>	82	A				
Pulsed Drain Current <sup>c</sup>		I <sub>DM</sub>	280					
Continuous Drain Current	T <sub>A</sub> =25°C		9.5	A				
	T <sub>A</sub> =70°C	IDSM	7.5	^				
Avalanche Current C		I <sub>AS</sub> , I <sub>AR</sub>	60	Α				
Avalanche energy L=0.1mH <sup>C</sup>		E <sub>AS</sub> , E <sub>AR</sub>	180	mJ				
	T <sub>C</sub> =25°C	P <sub>D</sub>	333	W				
Power Dissipation B	T <sub>C</sub> =100°C	- D	167	VV				
	T <sub>A</sub> =25°C	Р	2.1	W				
Power Dissipation A	T <sub>A</sub> =70°C	P <sub>DSM</sub>	1.3	VV				
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 175	°C				

Thermal Characteristics								
Parameter	Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	11	15	°C/W			
Maximum Junction-to-Ambient AD	Steady-State	ГХ⊕ЈД	47	60	°C/W			
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.36	0.45	°C/W			



### Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units			
STATIC PARAMETERS									
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V			
I <sub>DSS</sub>	Zana Onto Vallana Busin Ourset	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V			10	^			
	Zero Gate Voltage Drain Current	T <sub>J</sub> =55°C	;		50	μΑ			
I <sub>GSS</sub>	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> = ±25V			100	nA			
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ $I_{D}=250\mu A$	2.6	3.3	3.9	V			
I <sub>D(ON)</sub>	On state drain current	V <sub>GS</sub> =10V, V <sub>DS</sub> =5V	280			Α			
	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =20A		8.2	10	mΩ			
		TO220 T <sub>J</sub> =125°C	;	15	18				
		V <sub>GS</sub> =7V, I <sub>D</sub> =20A							
R <sub>DS(ON)</sub>		TO220		9.1	12	mΩ			
		$V_{GS}$ =10V, $I_D$ =20A							
		TO263		7.9	9.7	mΩ			
		$V_{GS}$ =7V, $I_D$ =20A							
		TO263		8.8	11.7	mΩ			
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_D$ =20A		50		S			
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V		0.67	1	V			
Is	Maximum Body-Diode Continuous Curre			105	Α				
DYNAMIC	PARAMETERS								
C <sub>iss</sub>	Input Capacitance		3460	4334	5200	pF			
Coss	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =50V, f=1MHz	265	382	500	pF			
C <sub>rss</sub>	Reverse Transfer Capacitance		78	131	185	pF			
$R_g$	Gate resistance	$V_{GS}$ =0V, $V_{DS}$ =0V, f=1MHz	0.2	0.45	0.7	Ω			
SWITCHI	NG PARAMETERS								
Q <sub>g</sub> (10V)	Total Gate Charge		55	69	83	nC			
$Q_{gs}$	Gate Source Charge	$V_{GS}$ =10V, $V_{DS}$ =50V, $I_{D}$ =20A	16	20	24	nC			
$Q_{gd}$	Gate Drain Charge	1	13	22	31	nC			
t <sub>D(on)</sub>	Turn-On DelayTime			21		ns			
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =50V, $R_{L}$ =2.5 $\Omega$ ,		15		ns			
$t_{D(off)}$	Turn-Off DelayTime	$R_{GEN}$ =3 $\Omega$		38		ns			
t <sub>f</sub>	Turn-Off Fall Time	1		12		ns			
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, dI/dt=500A/μs	19	27	35	ns			
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, dI/dt=500A/μs	90	129	170	nC			
	The value of P is measured with the device mounted on $\sin^2 EPA$ heard with 2oz Copper in a still air environment with $T = 25^{\circ}C$ . The								

A. The value of  $R_{\theta,M}$  is measured with the device mounted on  $1\text{in}^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25°C. The Power dissipation  $P_{DSM}$  is based on R  $_{\theta,M}$  and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature  $T_{J_{(MAX)}}$ =175°C. Ratings are based on low frequency and duty cycles to keep initial  $T_J$ =25°C.

D. The  $R_{\theta JA}$  is the sum of the thermal impedence from junction to case  $R_{\theta JC}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using  $<300\mu s$  pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}=175^{\circ}C$ . The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^{\circ}C$ .






Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)







Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)





Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)






Figure 17: Diode Reverse Recovery Charge and Peak Current vs. Conduction Current




Figure 18: Diode Reverse Recovery Time and Softness Factor vs. Conduction Current




Figure 19: Diode Reverse Recovery Charge and Peak Current vs. di/dt






Figure 20: Diode Reverse Recovery Time and Softness Factor vs. di/dt





# Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





# Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





# Diode Recovery Test Circuit & Waveforms

