IXYS

X3-Class HiPerFET™ Power MOSFET

IXFA130N15X3

V_{DSS} = 150V
I_{D25} = 130A
$R_{DS(on)}$ ≤ 9mΩ

N-Channel Enhancement Mode
Avalanche Rated



TO-263 (IXFA)



G = Gate D = Drain
S = Source Tab = Drain

Symbol	Test Conditions	Maximum Ratings	
V_{DSS}	T_J = 25°C to 150°C	150	V
V_{DGR}	T_J = 25°C to 150°C, R_{GS} = 1MΩ	150	V
V_{GSS}	Continuous	±20	V
V_{GSM}	Transient	±30	V
I_{D25}	T_C = 25°C (Chip Capability)	130	A
$I_{L(RMS)}$	External Lead Current Limit	120	A
I_{DM}	T_C = 25°C, Pulse Width Limited by T_{JM}	230	A
I_A	T_C = 25°C	65	A
E_{AS}	T_C = 25°C	1.2	J
dv/dt	$I_S \le I_{DM}$, $V_{DD} \le V_{DSS}$, $T_J \le 150°C$	50	V/ns
P_D	T_C = 25°C	390	W
T_J		-55 ... +150	°C
T_{JM}		150	°C
T_{stg}		-55 ... +150	°C
T_L	Maximum Lead Temperature for Soldering	300	°C
dT/dt	Heating / Cooling rate, 175°C - 210°C	50	°C/min
T_{SOLD}	1.6 mm (0.062in.) from Case for 10s	260	°C
F_C	Mounting Force	10..65 / 2.2..14.6	N/lb
Weight		2.5	g

Symbol	Test Conditions (T_J = 25°C, Unless Otherwise Specified)	Characteristic Values Min.	Typ.	Max.	
BV_{DSS}	V_{GS} = 0V, I_D = 250μA	150			V
$V_{GS(th)}$	$V_{DS} = V_{GS}$, I_D = 1.5mA	2.5		4.5	V
I_{GSS}	V_{GS} = ±20V, V_{DS} = 0V			±100	nA
I_{DSS}	$V_{DS} = V_{DSS}$, V_{GS} = 0V			5	μA
	T_J = 125°C			300	μA
$R_{DS(on)}$	V_{GS} = 10V, $I_D = 0.5 \bullet I_{D25}$, Notes 1 & 2			9	mΩ

Features

- International Standard Package
- Low $R_{DS(ON)}$ and Q_G
- Avalanche Rated
- Low Package Inductance

Advantages

- High Power Density
- Easy to Mount
- Space Savings

Applications

- Switch-Mode and Resonant-Mode Power Supplies
- DC-DC Converters
- PFC Circuits
- AC and DC Motor Drives
- Robotics and Servo Controls

Symbol	Test Conditions (T_J = 25°C, Unless Otherwise Specified)	Characteristic Values Min.	Typ.	Max	
g_{fs}	V_{DS} = 10V, I_D = 60A, Note 1	50	82		S
R_{Gi}	Gate Input Resistance		1.8		Ω
C_{iss}	V_{GS} = 0V, V_{DS} = 25V, f = 1MHz		5230		pF
C_{oss}			920		pF
C_{rss}			14		pF
	Effective Output Capacitance				
$C_{o(er)}$	Energy related; V_{GS} = 0V		585		pF
$C_{o(tr)}$	Time related; V_{DS} = 0.8 • V_{DSS}		1350		pF
$t_{d(on)}$	**Resistive Switching Times**		21		ns
t_r	V_{GS} = 10V, V_{DS} = 0.5 • V_{DSS}, I_D = 0.5 • I_{D25}		25		ns
$t_{d(off)}$	R_G = 5Ω (External)		62		ns
t_f			12		ns
$Q_{g(on)}$	V_{GS} = 10V, V_{DS} = 0.5 • V_{DSS}, I_D = 0.5 • I_{D25}		80		nC
Q_{gs}			27		nC
Q_{gd}			25		nC
R_{thJC}				0.32	°C/W

TO-263 Outline



SYM	INCHES MIN	INCHES MAX	MILLIMETER MIN	MILLIMETER MAX
A	.170	.185	4.30	4.70
A1	.000	.008	0.00	0.20
A2	.091	.098	2.30	2.50
b	.028	.035	0.70	0.90
b2	.046	.060	1.18	1.52
C	.018	.024	0.45	0.60
C2	.049	.060	1.25	1.52
D	.340	.370	8.63	9.40
D1	.300	.327	7.62	8.30
E	.380	.410	9.65	10.41
E1	.270	.330	6.86	8.38
e	.100 BSC		2.54 BSC	
H	.580	.620	14.73	15.75
L	.075	.105	1.91	2.67
L1	.039	.060	1.00	1.52
L2	—	.070	—	1.77
L3	.010 BSC		0.254 BSC	

Source-Drain Diode

Symbol	Test Conditions (T_J = 25°C, Unless Otherwise Specified)	Characteristic Values Min.	Typ.	Max	
I_S	V_{GS} = 0V			130	A
I_{SM}	Repetitive, Pulse Width Limited by T_{JM}			520	A
V_{SD}	I_F = I_S, V_{GS} = 0V, Note 1			1.4	V
t_{rr}	I_F = 65A, -di/dt = 100A/μs		80		ns
Q_{RM}	V_R = 100V		230		nC
I_{RM}			5.7		A

Notes: 1. Pulse test, t ≤ 300μs, duty cycle, d ≤ 2%.
2. On through-hole packages, $R_{DS(on)}$ Kelvin test contact location must be 5mm or less from the package body.

Fig. 1. Output Characteristics @ T_J = 25°C



Fig. 2. Extended Output Characteristics @ T_J = 25°C



Fig. 3. Output Characteristics @ T_J = 125°C



Fig. 4. $R_{DS(on)}$ Normalized to I_D = 65A Value vs. Junction Temperature



Fig. 5. $R_{DS(on)}$ Normalized to I_D = 65A Value vs. Drain Current



Fig. 6. Normalized Breakdown & Threshold Voltages vs. Junction Temperature



Fig. 7. Maximum Drain Current vs. Case Temperature



Fig. 8. Input Admittance



Fig. 9. Transconductance



Fig. 10. Forward Voltage Drop of Intrinsic Diode



Fig. 11. Gate Charge



Fig. 12. Capacitance



Fig. 13. Output Capacitance Stored Energy



Fig. 14. Forward-Bias Safe Operating Area



Fig. 15. Maximum Transient Thermal Impedance