




N-Channel Power MOSFET

FEATURES

- Excellent FOM
- Reliability meets AEC-Q101 requirements
- 100% UIS & Rg tested
- Ultra low rdson
- RoHS compliant
- Halogen-free

ΔΡ	PL	ICA	TIC	NS


- Solenoid and motor drivers
- DC-DC converters
- Load Switch
- SMPS











Note: MSL 1 (Moisture Sensitivity Level) per J-STD-020

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise noted)					
PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-Source Voltage		V _{DS}	100	V	
Gate-Source Voltage		V _{GS}	±20	V	
Continuous Drain Current	$T_C = 25^{\circ}C$		300	_	
Continuous Diain Current	T _C = 100°C	I _D	212	А	
Pulsed Drain Current (Note 1)		I _{DM}	1200	Α	
Total Power Dissipation	$T_C = 25^{\circ}C$		429	W	
	$T_C = 100$ °C	P _D	214		
Single Pulse Avalanche Energy (Note 2)		E _{AS}	1400	mJ	
Single Pulse Avalanche Current (Note 2)		I _{AS}	30.5	Α	
Operating Junction and Storage Temperature Range		T _J , T _{STG}	- 55 to +175	°C	

THERMAL PERFORMANCE				
PARAMETER	SYMBOL	LIMIT	UNIT	
Junction to Case Thermal Resistance	Rejc	0.35	°C/W	
Junction to Ambient Thermal Resistance (Note 3)	Reja	33	°C/W	

1

Notes:

- 1. Pulse Width ≤ 100µs.
- 2. L = 3mH, $R_G = 25\Omega$, Starting $T_J = 25$ °C.
- 3. Device on a PCB FR4 with 1 in² (single layer, 2 oz thickness) copper area for drain connection.



PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static (Note 4)						•
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	BV _{DSS}	100			V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	V _{GS(TH)}	2.1	2.9	3.8	V
Gate Body Leakage	$V_{GS} = \pm 20V, V_{DS} = 0V$	I _{GSS}			±100	nA
Zero Gate Voltage Drain Current	V _{DS} = 80V, V _{GS} = 0V	I _{DSS}			1	μA
Drain-Source On-State Resistance	V _{GS} = 10V, I _D = 20A	R _{DS(on)}		1.8	2.2	mΩ
Dynamic (Note 5)						
Total Gate Charge	$V_{DS} = 50V, I_{D} = 20A,$	Qg		163		
Gate-Source Charge		Qgs		49		nC
Gate-Drain Charge	V _{GS} = 10V	Q _{gd}		34		
Input Capacitance	V _{DS} = 50V, V _{GS} = 0V, f = 1.0MHz	Ciss		11246		
Output Capacitance		Coss		1734		pF
Reverse Transfer Capacitance	T = 1.000112	Crss		43		
Gate Resistance	f = 1.0MHz	Rg		2.5		Ω
Switching (Note 6)						
Turn-On Delay Time		t _{d(on)}		35		
Turn-On Rise Time	$V_{DD} = 50V$, $R_G = 3\Omega$,	t _r		62		
Turn-Off Delay Time	$I_D = 20A, V_{GS} = 10V$	t _{d(off)}		105		ns
Turn-Off Fall Time		t _f		67		
Source-Drain Diode						
Forward Voltage (Note 4)	I _S = 20A, V _{GS} = 0V	V _{SD}			1.2	V
Reverse Recovery Time	Is = 20A	t _{rr}		103		ns
Reverse Recovery Charge	dI _F /dt = 100A/μs	Qrr		359		nC

2

Notes:

- 4. Pulse test: Pulse Width \leq 300 μ s, duty cycle \leq 2%.
- 5. Defined by design. Not subject to production test.
- 6. Switching time is essentially independent of operating temperature.

ORDERING INFORMATION

ORDERING CODE	PACKAGE	PACKING
TSM020NM10TL RAG	TOLL_A	2000pcs / 13" Reel

6

V_{DS}= 50V

I_D= 20A

150

 $I_D = 20A$

16


180

7



CHARACTERISTICS CURVES

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$



25 50 75 100 125 150 175

T_J, Junction Temperature (°C)

-75 -50 -25

0

V_{GS}, Gate to Source Voltage (V)

0

3

4



CHARACTERISTICS CURVES

(T_A = 25°C unless otherwise noted)

C, Capacitance (pF)

Normalized Effective Transient


Thermal Impedance, Zeuc

10

0

 $V_{GS} = 0\dot{V}$

20



V_{DS}, Drain to Source Voltage (V)

60


40

Crss


100

BV_{DSS} vs. Junction Temperature 1.20 Drain-Source Breakdown Voltage 1.15 BV_{DSS} (Normalized) 1.10 1.05 1.00 0.95 0.90 0.85 $I_D = 1 \text{mA}$ 0.80 -75 -50 -25 0 25 50 75 100 125 150 175 T_J, Junction Temperature (°C)

Maximum Safe Operating Area, Junction-to-Case




Source-Drain Diode Forward Current vs. Voltage



Normalized Thermal Transient Impedance, Junction-to-Case

Reverse Drain Current (A)




t, Square Wave Pulse Duration (sec)




Taiwan Semiconductor

CHARACTERISTICS CURVES

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$






I_D-Drain Current (A)

5


Normalized gate threshold voltage vs Temperature








PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)


TOLL_A















DETAIL A (SCALE 2:1)

SUGGESTED PAD LAYOUT



MARKING DIAGRAM

020NM10 = Device marking

Y = Year Code

WW = Week Code (01~52) L = Lot Code (1~9,A~Z) F = Factory Code

NOTES: UNLESS OTHERWISE SPECIFIED

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. THE PACKAGE OUTLINE REFERENCE: JEDEC MO-299B, ISSUE B.
- MOLDED PLASTIC BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREME OF THE PLASTIC BODY.
 - 5. DWG NO. REF: HQ2SD07-TOLL-141 REV A.



Taiwan Semiconductor

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Purchasers are solely responsible for the choice, selection, and use of TSC products and TSC assumes no liability for application assistance or the design of Purchasers' products.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.