

MOSFET

OptiMOS[™] 5 Power-Transistor, 100 V

Features

- Dual-side cooled package with lowest Junction-top thermal resistance
- 175°C rated
- Optimized for high performance SMPS, e.g. sync. rec.
- 100% avalanche tested
- Superior thermal resistance
- N-channel
- Pb-free lead plating; RoHS compliantHalogen-free according to IEC61249-2-21




Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters**

Parameter	Value	Unit
$V_{ t DS}$	100	V
$R_{ extsf{DS(on),max}}$	4.0	mΩ
I D	140	A
Qoss	75	nC
Q _G (0V10V)	58	nC











Type / Ordering Code	Package	Marking	Related Links
BSC040N10NS5SC	PG-WSON-8	040N10SC	-

OptiMOS[™] 5 Power-Transistor, 100 V BSC040N10NS5SC



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	0
Revision History	1
Trademarks 1	1
Disclaimer	1

OptiMOS[™] 5 Power-Transistor, 100 V BSC040N10NS5SC



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatav	O b. a.l	Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current	I _D	- - -	- - -	140 99 18	А	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C ¹⁾ $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C, $R_{\rm thJA}$ =50K/W ²⁾
Pulsed drain current ³⁾	I _{D,pulse}	-	-	560	Α	<i>T</i> _C =25 °C
Avalanche energy, single pulse ⁴⁾	E AS	-	-	268	mJ	$I_{\rm D}$ =50 A, $R_{\rm GS}$ =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	167 3.0	W	T _C =25 °C T _A =25 °C, R _{thJA} =50 K/W ³⁾
Operating and storage temperature	$T_{\rm j},~T_{\rm stg}$	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol		Values	i	Unit	Note / Test Condition
Faranietei	Symbol	Min.	Тур.	Max.	Ullit	Note / Test Condition
Thermal resistance, junction - case, bottom	R _{thJC}	-	0.5	0.9	K/W	-
Thermal resistance, junction - case, top	R _{thJC}	-	0.4	0.86	K/W	-
Device on PCB, 6 cm ² cooling area ²⁾	R _{thJA}	-	-	50	K/W	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature at 25°C. For higher Tcase please refer to Diagram 2. De-rating will be required based on the actual environmental

conditions.

2) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

⁴⁾ See Diagram 13 for more detailed information

OptiMOS[™] 5 Power-Transistor, 100 V BSC040N10NS5SC



3 Electrical characteristics at T_j =25 °C, unless otherwise specified

Static characteristics Table 4

Danamatan	Correction I	Values				N 4 7 4 0 114
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	100	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	V _{GS(th)}	2.2	3.0	3.8	V	$V_{\rm DS}=V_{\rm GS},\ I_{\rm D}=95\ \mu {\rm A}$
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μA	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C
Gate-source leakage current	I_{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	3.4 4.0	4.0 5.6	mΩ	V _{GS} =10 V, I _D =50 A V _{GS} =6 V, I _D =25 A
Gate resistance	R _G	-	1.3	2.0	Ω	-
Transconductance	g fs	60	120	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 50 \text{ A}$

Table 5 **Dynamic characteristics**

Devementar	Complete		Values		Values		I I mid	Nata / Tant Candition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition		
Input capacitance ¹⁾	Ciss	-	4100	5300	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz		
Output capacitance ¹⁾	Coss	-	630	820	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz		
Reverse transfer capacitance ¹⁾	C _{rss}	-	28	49	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz		
Turn-on delay time	$t_{\sf d(on)}$	-	13	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =3 Ω		
Rise time	t _r	-	9	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =3 Ω		
Turn-off delay time	$t_{\sf d(off)}$	-	32	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =3 Ω		
Fall time	t _f	-	10	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =3 Ω		

Table 6 Gate charge characteristics²⁾

Parameter	O. mak al		Values		11	
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q _{gs}	-	19	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate charge at threshold	$Q_{g(th)}$	-	12	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge ¹⁾	$Q_{ m gd}$	-	12	18	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Switching charge	Q _{sw}	-	18	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total ¹⁾	Qg	-	58	72	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate plateau voltage	V _{plateau}	-	4.6	-	V	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total, sync. FET	Q _{g(sync)}	-	50	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 10 V
Output charge ¹⁾	Q _{oss}	-	75	100	nC	V _{DD} =50 V, V _{GS} =0 V

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOSTM 5 Power-Transistor, 100 V BSC040N10NS5SC





Table 7 Reverse diode

Davamatar	Symbol		Values			Nata / Tank Canadiki an
Parameter	Symbol	Min.	Тур.	Typ. Max. Unit	Unit	Note / Test Condition
Diode continuous forward current	Is	-	-	152	Α	T _C =25 °C
Diode pulse current	I _{S,pulse}	-	-	560	Α	<i>T</i> _C =25 °C
Diode forward voltage	V _{SD}	-	0.9	1.1	V	V _{GS} =0 V, I _F =50 A, T _j =25 °C
Reverse recovery time ¹⁾	t _{rr}	-	54	108	ns	V_R =50 V, I_F = I_S , di_F/dt =100 A/ μ s
Reverse recovery charge ¹⁾	Qrr	-	90	180	nC	V_R =50 V, I_F = I_S , di_F / dt =100 A/ μ s





4 Electrical characteristics diagrams






























5 Package Outlines



DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR MOLD PROTRUSIONS.

DIMENSION	MILLIMETERS						
DIMENSION	MIN.	MAX.					
Α	-	0.75					
A1	-	0.05					
b	0.35	0.45					
С	0.2	203					
D	4.95	5.05					
D1	4.11	4.31					
D2	3.03						
E	5.95	6.05					
E1	3.66 3.86						
E2	4.11						
е	1.27						
L1	0.675 0.775						
L2	0.625 0.825						
aaa	0.05						
ddd	0.10						

DOCUMENT NO. Z8B00184589				
REVISION 03				
SCALE 10:1				
0 1 2mm				
EUROPEAN PROJECTION				
ISSUE DATE 03.06.2019				

Figure 1 Outline PG-WSON-8, dimensions in mm

OptiMOS[™] 5 Power-Transistor, 100 V BSC040N10NS5SC



Revision History

BSC040N10NS5SC

Revision: 2022-10-13, Rev. 2.1

Previous Revision

Revision	sion Date Subjects (major changes since last revision)						
2.0	2019-11-19	Release of final version					
2.1	2022-10-13	Update "Features"					

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2022 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.