

# AOD4186

# **40V N-Channel MOSFET**

# **General Description**

The AOD4186 combines advanced trench MOSFET technology with a low resistance package to provide extremely low  $R_{\rm DS(ON)}$ . This device is ideal for low voltage inverter applications.

- RoHS Compliant
- Halogen Free

## **Features**

 $V_{DS}(V) = 40V$ 


 $I_D = 35A$   $(V_{GS} = 10V)$ 


 $R_{DS(ON)} < 15 m\Omega \qquad \qquad (V_{GS} = 10 V)$ 

 $R_{DS(ON)} < 19m\Omega$   $(V_{GS} = 4.5V)$ 

100% UIS Tested 100% R<sub>q</sub> Tested







<b>Absolute Maximum Ratings</b>	T <sub>A</sub> =25°C unless	otherwise noted
---------------------------------	-----------------------------	-----------------

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		$V_{DS}$	40	V	
Gate-Source Voltage		$V_{GS}$	±20	V	
Continuous Drain	T <sub>C</sub> =25°C		35		
Current <sup>G</sup>	T <sub>C</sub> =100°C	ID	27	А	
Pulsed Drain Current <sup>c</sup>		I <sub>DM</sub>	70	1	
Continuous Drain	T <sub>A</sub> =25°C		10	A	
Current	T <sub>A</sub> =70°C	IDSM	8		
Avalanche Current <sup>C</sup>		I <sub>AR</sub>	24	A	
Repetitive avalanche	energy L=0.1mH <sup>C</sup>	E <sub>AR</sub>	29	mJ	
	T <sub>C</sub> =25°C	В	50	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C	$-P_{D}$	25		
	T <sub>A</sub> =25°C	В	2.5	W	
Power Dissipation <sup>A</sup>	T <sub>A</sub> =70°C	P <sub>DSM</sub>	1.6	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Junction and Storage Temperature Range		$T_J$ , $T_{STG}$	-55 to 175	°C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{ heta JA}$	16.7	25	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$\kappa_{ heta JA}$	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	2.5	3	°C/W	



#### Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC PARAMETERS							
$BV_{DSS}$	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		40			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS}$ =40V, $V_{GS}$ =0V				1	μА
D00		T <sub>J</sub> =55°C				5	
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ = ±20V				100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250\mu A$		1.7	2.2	2.7	V
$I_{D(ON)}$	On state drain current	$V_{GS}$ =10V, $V_{DS}$ =5V		100			Α
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS}$ =10V, $I_{D}$ =20A			12.4	15	mΩ
		Т	「 <sub>J</sub> =125°C		20	24	11122
		$V_{GS}$ =4.5V, $I_D$ =15A			14.5	19	$m\Omega$
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_D$ =20A			60		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V			0.75	1	V
Is	Maximum Body-Diode Continuous Curr	ent				60	Α
DYNAMIC	PARAMETERS						
C <sub>iss</sub>	Input Capacitance			780	980	1200	рF
C <sub>oss</sub>	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =20V, f=1MHz $V_{GS}$ =0V, $V_{DS}$ =0V, f=1MHz		90	130	170	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			48	80	110	рF
$R_g$	Gate resistance			1.9	3.8	5.7	Ω
SWITCHII	NG PARAMETERS		•				
Q <sub>g</sub> (10V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =20V, I <sub>D</sub> =20A		13.5	17	20	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge			7	9	11	nC
$Q_{gs}$	Gate Source Charge			2	2.5	3	nC
$Q_{gd}$	Gate Drain Charge			2.7	4.5	6.3	nC
t <sub>D(on)</sub>	Turn-On DelayTime				6		ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =20V, $R_L$ =1.0 $\Omega$ , $R_{GEN}$ =3 $\Omega$			12		ns
t <sub>D(off)</sub>	Turn-Off DelayTime				26		ns
t <sub>f</sub>	Turn-Off Fall Time				7		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, dI/dt=500A/μs		9	12	15	ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, dI/dt=500A/μs		24	31	38	nC

A. The value of  $R_{aJA}$  is measured with the device mounted on  $1in^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25° C. The Power dissipation  $P_{DSM}$  is based on  $R_{aJA}$  and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

- D. The  $R_{\theta JA}$  is the sum of the thermal impedence from junction to case  $R_{\theta JC}$  and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=175° C. The SOA curve provides a single pulse rating.
- G. The maximum current rating is limited by bond-wires.
- H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: <a href="http://www.aosmd.com/terms">http://www.aosmd.com/terms</a> and conditions of sale


Rev 1.1: April 2024 **www.aosmd.com** Page 2 of 6

B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.


C. Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}$ =175° C. Ratings are based on low frequency and duty cycles to keep initial  $T_J$ =25° C.




## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V<sub>DS</sub> (Volts) Fig 1: On-Region Characteristics (Note E)




V<sub>GS</sub>(Volts) Figure 2: Transfer Characteristics (Note E)




 $\label{eq:local_potential} \textbf{I}_{\text{D}}\left(\textbf{A}\right)$  Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)



V<sub>GS</sub> (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)

100

10




0.00001

0.0001

0.001

#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

0.1


0.01




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Time in avalanche,  $t_A$  (s) Figure 12: Single Pulse Avalanche capability (Note C)




T<sub>CASE</sub> (°C)
Figure 13: Power De-rating (Note F)



T<sub>CASE</sub> (°C)
Figure 14: Current De-rating (Note F)



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-toAmbient (Note H)





Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Rev 1.1: April 2024 **www.aosmd.com** Page 5 of 6





## Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





## Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

