

# MOSFET - N-Channel POWERTRENCH®

**75 V, 100 A, 3.7 m** $\Omega$ 

## **FDMS037N08B**

#### Description

This N-Channel MOSFET is produced using **onsemi**'s advanced POWERTRENCH process that has been tailored to minimize the on-state resistance and while maintaining superior switching performance.

#### **Features**

- $R_{DS(on)} = 3.01 \text{ m}\Omega \text{ (Typ.)} @ V_{GS} = 10 \text{ V}, I_D = 50 \text{ A}$
- Low FOM R<sub>DS(on)</sub>\*Q<sub>G</sub>
- Low Reverse Recovery Charge, Q<sub>rr</sub> = 80 nC
- Soft Reverse Recovery Body Diode
- Enables Highly Efficiency in Synchronous Rectification
- Fast Switching Speed
- 100% UIL Tested
- These Device is Pb-Free and RoHS Compliant


#### **Applications**

- Synchronous Rectification for ATX / Server / Telecom PSU
- Battery Protection circuit
- DC Motor Drives and Uninterruptible Power Supplies


#### **MOSFET MAXIMUM RATINGS** (T<sub>A</sub> = 25°C unless otherwise noted.)

Symbol	Parameter	Value	Unit
V <sub>DSS</sub>	Drain to Source Voltage	75	V
$V_{GSS}$	Gate to Source Voltage	±20	V
I <sub>D</sub>	$\label{eq:continuous} \begin{split} & \text{Drain Current} \\ & - \text{Continuous } (T_C = 25^{\circ}\text{C}) \\ & - \text{Continuous } (T_C = 25^{\circ}\text{C, Silicon Limited}) \\ & - \text{Continuous } (T_A = 25^{\circ}\text{C) (Note 9a)} \end{split}$	100 128 19.9	A
I <sub>DM</sub>	Drain Current - Pulsed (Note 10)	400	Α
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 11)	180.6	mJ
P <sub>D</sub>	Power Dissipation (T <sub>C</sub> = 25°C)	104.2	W
	Power Dissipation (T <sub>A</sub> = 25°C) (Note 9a)	0.83	
T <sub>J</sub> , T <sub>stg</sub>	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



PQFN8 5X6, 1.27P (Power 56) CASE 483AE



#### **MARKING DIAGRAM**

&Z&3&K FDMS 037N08B

&Z = Assembly Plant Code&3 = Numeric Date Code&K = 2-Digit Lot Code

FDMS037N08B = Specific Device Code

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDMS037N08B	PQFN-8 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max	1.2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max (Note 9a)	50	*C/VV

## **ELECTRICAL CHARACTERISTICS** $(T_J = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Off Charac	teristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	75	-	_	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C	-	39	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V	-	-	1	μΑ
I <sub>GSS</sub>	Gate to Body Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	_	-	±100	nA
On Charac	teristics	•				
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2.5	-	4.5	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 50 A	-	3.01	3.7	mΩ
9FS	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 50 A	_	108	_	S
Dynamic C	Characteristics					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 37.5 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	4550	5915	pF
Coss	Output Capacitance	7	-	1060	1380	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	30.2	45	pF
C <sub>oss</sub> (er)	Energy Releted Output Capacitance	V <sub>DS</sub> = 37.5 V, V <sub>GS</sub> = 0 V	-	1702	_	pF
Q <sub>g(tot)</sub>	Total Gate Charge at 10 V	V <sub>DS</sub> = 37.5 V, I <sub>D</sub> = 50 A V <sub>GS</sub> = 0 V, to 10 V (Note 12)	-	76.8	100	nC
$Q_{gs}$	Gate to Source Gate Charge		-	27.5	_	nC
$Q_{gd}$	Gate to Drain "Miller" Charge		-	17.4	_	nC
V <sub>plateau</sub>	Gate to Drain Plateau Voltage	7	-	5.1	_	V
Q <sub>sync</sub>	Total Gate Charge Sync	V <sub>DS</sub> = 0 V, I <sub>D</sub> = 50 A	-	66.3	_	nC
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = 37.5 V, V <sub>GS</sub> = 0 V	-	74.6	_	nC
ESR	Equivalent Series Resistance	f = 1 MHz	_	1.28	_	Ω
Switching	Characteristics					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 37.5 \text{ V}, I_D = 50 \text{ A},$	-	34.9	80	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, R_{G} = 4.7 \Omega \text{ (Note 12)}$	-	20.1	50	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		-	55.3	120	ns
t <sub>f</sub>	Turn-Off Fall Time		-	19.4	49	ns
Drain-Sou	rce Diode Characteristics and Maximum	Ratings				
IS	Maximum Continuous Drain to Source Diode Forward Current		-	-	100	Α
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current		-	-	400	Α
V <sub>SD</sub>	Drain to Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 50 A	-	-	1.3	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 50 A	-	66.8	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	dl <sub>F</sub> /dt = 100 A/μs		84		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.




a).50 °C/W when mounted on a 1 in  $^2$  pad of 2 oz copper.



b).125 °C/W when mounted on a minimum pad of 2 oz copper.

- $\begin{array}{ll} 2. & \text{Repetitive rating: pulse-width limited by maximum junction temperature.} \\ 3. & L=0.3 \text{ mH, I}_{AS}=34.7 \text{ A, starting T}_{J}=25^{\circ}\text{C.} \\ 4. & \text{Essentially independent of operating temperature typical characteristics.} \\ \end{array}$

#### **TYPICAL CHARACTERISTICS**



Q<sub>a</sub>, GATE CHARGE (nC)

Figure 6. Gate Charge Characteristics

V<sub>DS</sub>, DRAIN-SOURCE VOLTAGE (V)

Figure 5. Capacitance Characteristics

#### TYPICAL CHARACTERISTICS (continued)





Figure 7. Breakdown Voltage Variation vs Temperature

1000

100

0.01 0.01

ID, DRAIN CURRENT (A)



V<sub>DS</sub>, DRAIN TO SOURCE VOLTAGE (V) Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Continuous Drain **Current vs. Case Temperature** 

T<sub>C</sub>, JUNCTION TEMPERATURE (°C)




Figure 11. Eoss vs. Drain to Source Voltage




Figure 12. Unclamped Inductive **Switching Capability** 

## TYPICAL CHARACTERISTICS (continued)




Figure 13. Transient Thermal Response Curve

## TYPICAL CHARACTERISTICS (continued)




Figure 14. Gate Charge Test Circuit & Waveform




Figure 15. Resistive Switching Test Circuit & Waveforms





Figure 16. Unclamped Inductive Switching Test Circuit & Waveforms






Figure 17. Peak Diode Recovery dv/dt Test Circuit & Waveforms




Figure 18. Total Gate Charge Qsync. Test Circuit & Waveforms


POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



TOP VIEW

SIDE VIEW

**AREA** 



// 0.10 C

0.08 C

SEE DETAIL C ANGLE MAY APPEAR


ON FOUR SIDES


OF THE PACKAGE

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.

**DATE 21 JAN 2022** 

- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 6. IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.





SEATING

<del>ل</del> 22

**DETAIL B** 

#### \*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DIM	MILLIMETERS			
J.,,,,	MIN.	NOM.	MAX.	
Α	0.90	1.00	1.10	
A1	0.00	-	0.05	
b	0.21	0.31	0.41	
b1	0.31	0.41	0.51	
А3	0.15	0.25	0.35	
D	4.90	5.00	5.20	
D1	4.80	4.90	5.00	
D2	3.61	3.82	3.96	
Е	5.90	6.15	6.25	
E1	5.70	5.80	5.90	
E2	3.38	3.48	3.78	
E3	(	0.30 REF		
E4	0.52 REF			
е	1.27 BSC			
e/2	0.635 BSC			
e1	3.81 BSC			
e2	0.50 REF			
L	0.51	0.66	0.76	
L2	0.05	0.18	0.30	
L4	0.34	0.44	0.54	
Z	0.34 REF			
θ	0°	_	12°	

DOCUMENT NUMBER:	98AON13655G	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales