


N-channel 650 V, 19.9 mΩ typ., 92 A MDmesh M9 Power MOSFET in a TO-247 long leads package





AM01475v1_noZen



Product status link STWA65N023M9

Product summary			
Order code	STWA65N023M9		
Marking	65N023M9		
Package	TO-247 long leads		
Packing	Tube		

Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STWA65N023M9	650 V	23.0 mΩ	92

- Worldwide best FOM R_{DS(on)}*Q_g among silicon-based devices
- Higher V_{DSS} rating
- · Higher dv/dt capability
- · Excellent switching performance
- Easy to drive
- 100% avalanche tested

Applications

· High efficiency switching applications

Description

This N-channel Power MOSFET is based on the most innovative super-junction MDmesh M9 technology, suitable for medium/high voltage MOSFETs featuring very low $R_{DS(on)}$ per area. The silicon based M9 technology benefits from a multi-drain manufacturing process which allows an enhanced device structure. The resulting product has one of the lower on-resistance and reduced gate charge values, among all silicon based fast switching super-junction Power MOSFETs, making it particularly suitable for applications that require superior power density and outstanding efficiency.



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V_{GS}	Gate-source voltage	±30	V	
1-	Drain current (continuous) at T _C = 25 °C	92	_	
I _D	Drain current (continuous) at T _C = 100 °C	58	_ A	
I _{DM} ⁽¹⁾	Drain current (pulsed)	440	Α	
P _{TOT}	Total power dissipation at T _C = 25 °C	463	W	
dv/dt ⁽²⁾	Peak diode recovery voltage slope	50	V/ns	
di/dt ⁽²⁾	Peak diode recovery current slope	900	A/µs	
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	120	V/ns	
T _{stg}	Storage temperature range	-55 to 150	°C	
TJ	Operating junction temperature range	-55 to 150	°C	

- 1. Pulse width is limited by safe operating area.
- 2. $I_{SD} \le 48 \; A, \; V_{DS} \; (peak) < V_{(BR)DSS}, \; V_{DD} = 400 \; V.$
- 3. V_{DS} (peak) $< V_{(BR)DSS}$, $V_{DD} = 400 V$.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.27	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or non-repetitive (pulse width limited by T _J max.)	12	A
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	1307	mJ

DS14036 - Rev 3 page 2/12



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified.

Table 4. On-/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 650 V			1	μA
		$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}, T_{C} = 125 ^{\circ}\text{C}^{(1)}$			200	
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.2	3.7	4.2	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 48 A		19.9	23.0	mΩ

^{1.} Specified by design, not tested in production.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 400 V, f = 1 MHz, V _{GS} = 0 V	-	8844	-	pF
C _{oss}	Output capacitance	V _{DS} = 0 to 400 V, V _{GS} = 0 V	-	140	-	pF
Coss eq. (1)	Equivalent output capacitance		-	1750	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz, open drain	-	0.8	-	Ω
Qg	Total gate charge	V _{DD} = 400 V, I _D = 48 A, V _{GS} = 0 to 10 V	-	230	-	nC
Q _{gs}	Gate-source charge	(see Figure 14. Test circuit for gate charge behavior)	-	52	-	nC
Q _{gd}	Gate-drain charge		-	108	-	nC

^{1.} $C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to stated value.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 325 V, I _D = 48 A,	-	47	-	ns
t _r	Rise time	R_G = 4.7 Ω , V_{GS} = 10 V (see Figure 13. Test circuit for resistive load switching times and Figure 18. Switching time waveform)	-	75	-	ns
t _{d(off)}	Turn-off delay time		-	155	-	ns
t _f	Fall time		-	55	-	ns

DS14036 - Rev 3 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		92	Α
I _{SDM} ⁽¹⁾	SDM ⁽¹⁾ Source-drain current (pulsed)		-		440	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 95 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 95 A, di/dt = 100 A/μs,	-	330		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V	-	5.45		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	30		Α
t _{rr}	Reverse recovery time	I _{SD} = 95 A, di/dt = 100 A/μs,	-	465		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V, T _J = 150 °C	-	10.85		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	34		Α


^{1.} Pulse width is limited by safe operating area.


DS14036 - Rev 3 page 4/12


^{2.} Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.





2.1 Electrical characteristics (curves)











DS14036 - Rev 3 page 5/12



Figure 7. Typical drain-source on-resistance




Figure 8. Normalized on-resistance vs temperature




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized breakdown voltage vs temperature




Figure 11. Typical reverse diode forward characteristics





Figure 12. Typical output capacitance stored energy



DS14036 - Rev 3 page 6/12



Test circuits 3


Figure 13. Test circuit for resistive load switching times


Figure 14. Test circuit for gate charge behavior RL I_G= CONST AM01469v10


Figure 15. Test circuit for inductive load switching and diode recovery times

AM01468v1

AM01470v1







DS14036 - Rev 3 page 7/12




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-247 long leads package information

Figure 19. TO-247 long leads package outline



BACK VIEW

8463846_5

DS14036 - Rev 3 page 8/12



Table 8. TO-247 long leads package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.26
b2			3.25
b3			2.25
С	0.59		0.66
D	20.90	21.00	21.10
E	15.70	15.80	15.90
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
е	5.34	5.44	5.54
L	19.80	19.92	20.10
L1			4.30
M	0.35		0.95
Р	3.50	3.60	3.70
Q	5.60		6.00
S	6.05	6.15	6.25
aaa		0.04	0.10

DS14036 - Rev 3 page 9/12



Revision history

Table 9. Document revision history

Date	Revision	Changes
02-Dec-2022	1	First release.
27-Feb-2023	2	Updated Table 4. On-/off-states.
	3	Updated title and Features in cover page.
20-Jul-2023		Updated Table 1. Absolute maximum ratings.
20-Jul-2023		Updated Table 6. Switching times and Table 7. Source-drain diode.
		Updated Section 3 Test circuits.

DS14036 - Rev 3 page 10/12





Contents

1	Elec	trical ratings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	kage information	8
	4.1	TO-247 long leads package information	8
Rev	ision	history	10



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics - All rights reserved

DS14036 - Rev 3 page 12/12