


# IRFI4212H-117P

#### **Features**

- Integrated half-bridge package
- Reduces the part count by half
- · Facilitates better PCB layout
- Key parameters optimized for Class-D audio amplifier applications
- Low  $R_{\scriptscriptstyle DS(ON)}$  for improved efficiency
- Low Qg and Qsw for better THD and improved efficiency
- Low Qrr for better THD and lower EMI
- Can delivery up to 150W per channel into  $4\Omega$  load in half-bridge configuration amplifier
- · Lead-free package

Key Parameters ⑤				
$V_{DS}$	100	V		
R <sub>DS(ON)</sub> typ. @ 10V	58	mΩ		
Q <sub>g</sub> typ.	12	nC		
Q <sub>sw</sub> typ.	6.9	nC		
R <sub>G(int)</sub> typ.	3.4	Ω		
T <sub>J</sub> max	150	°C		





G1, G2	D1, D2	S1, S2
Gate	Drain	Source

## **Description**

This Digital Audio MosFET Half-Bridge is specifically designed for Class D audio amplifier applications. It consists of two power MosFET switches connected in half-bridge configuration. The latest process is used to achieve low on-resistance per silicon area. Furthermore, Gate charge, body-diode reverse recovery, and internal Gate resistance are optimized to improve key Class D audio amplifier performance factors such as efficiency, THD and EMI. These combine to make this Half-Bridge a highly efficient, robust and reliable device for Class D audio amplifier applications.

## **Absolute Maximum Ratings** ⑤

	Parameter	Max.	Units
V <sub>DS</sub>	Drain-to-Source Voltage	100	V
$V_{GS}$	Gate-to-Source Voltage	±20	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	11	Α
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	6.8	
I <sub>DM</sub>	Pulsed Drain Current ①	44	
P <sub>D</sub> @T <sub>C</sub> = 25°C	Power Dissipation 4	18	W
P <sub>D</sub> @T <sub>C</sub> = 100°C	Power Dissipation <sup>4</sup>	7.0	
	Linear Derating Factor	0.14	W/°C
E <sub>AS</sub>	Single Pulse Avalanche Energy®	41	mJ
T <sub>J</sub>	Operating Junction and	-55 to + 150	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	200	
	(1.6mm from case)	300	
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

## Thermal Resistance ©

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case 4		7.1	°C/W
$R_{\theta JA}$	Junction-to-Ambient (free air)		65	

www.irf.com 1



# Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified) ©

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta \mathrm{BV}_{\mathrm{DSS}}\!/\!\Delta T_{\mathrm{J}}$	Breakdown Voltage Temp. Coefficient		0.09		V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		58	72.5	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 6.6A ③
$V_{GS(th)}$	Gate Threshold Voltage	3.0		5.0	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Coefficient		-11		mV/°C	
I <sub>DSS</sub>	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 100V, V_{GS} = 0V$
				250		$V_{DS} = 100V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			200	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-200	1	V <sub>GS</sub> = -20V
g <sub>fs</sub>	Forward Transconductance	11			S	$V_{DS} = 50V, I_{D} = 6.6A$
$Q_g$	Total Gate Charge		12	18		
Q <sub>gs1</sub>	Pre-Vth Gate-to-Source Charge		1.6		1	$V_{DS} = 80V$
Q <sub>gs2</sub>	Post-Vth Gate-to-Source Charge		0.71		nC	$V_{GS} = 10V$
$Q_gd$	Gate-to-Drain Charge		6.2		1	$I_D = 6.6A$
$Q_godr$	Gate Charge Overdrive		3.5			See Fig. 6 and 15
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )		6.9		1	
R <sub>G(int)</sub>	Internal Gate Resistance		3.4		Ω	
t <sub>d(on)</sub>	Turn-On Delay Time		4.7			$V_{DD} = 50V, V_{GS} = 10V$ ③
t <sub>r</sub>	Rise Time		8.3			$I_D = 6.6A$
t <sub>d(off)</sub>	Turn-Off Delay Time		9.5		ns	$R_G = 2.5\Omega$
t <sub>f</sub>	Fall Time		4.3			
C <sub>iss</sub>	Input Capacitance		490			$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		64		рF	$V_{DS} = 50V$
C <sub>rss</sub>	Reverse Transfer Capacitance		34		1	f = 1.0MHz, See Fig.5
C <sub>oss</sub> eff.	Effective Output Capacitance		110		1	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V$
L <sub>D</sub>	Internal Drain Inductance		4.5			Between lead,
					nΗ	6mm (0.25in.)
Ls	Internal Source Inductance		7.5		1	from package
						and center of die contact

## **Diode Characteristics** ⑤

	Parameter	Min.	Тур.	Max.	Units	Conditions
$I_S @ T_C = 25^{\circ}C$	Continuous Source Current			11		MOSFET symbol
	(Body Diode)				Α	showing the
I <sub>SM</sub>	Pulsed Source Current			44		integral reverse
	(Body Diode) ①					p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$ , $I_S = 6.6A$ , $V_{GS} = 0V$ ③
t <sub>rr</sub>	Reverse Recovery Time		36	54	ns	$T_J = 25^{\circ}C, I_F = 6.6A$
$Q_{rr}$	Reverse Recovery Charge		56	84	nC	di/dt = 100A/μs ③

## Notes:

① Repetitive rating; pulse width limited by max. junction temperature.

② Starting  $T_J = 25$ °C, L = 1.9mH,  $R_G = 25\Omega$ ,  $I_{AS} = 6.6$ A.

3 Pulse width  $\leq$  400 $\mu$ s; duty cycle  $\leq$  2%.

 $\P$  is measured at  $T_J$  of approximately  $90^{\circ}C$ .

⑤ Specifications refer to single MosFET.




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs.Gate-to-Source Voltage

# IRFI4212H-117P




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Junction Temperature




Fig 8. Maximum Safe Operating Area




Fig 10. Threshold Voltage vs. Temperature





Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRFI4212H-117P



 $V_{GS_i}$  Gate -to -Source Voltage (V)

Fig 12. On-Resistance vs. Gate Voltage




Fig 13b. Unclamped Inductive Test Circuit





Fig 14a. Switching Time Test Circuit



**Fig 15a.** Gate Charge Test Circuit www.irf.com




Fig 13a. Maximum Avalanche Energy vs. Drain Current




Fig 13c. Unclamped Inductive Waveforms




Fig 14b. Switching Time Waveforms






Fig 15b Gate Charge Waveform

# TO-220 Full-Pak 5-Pin Package Outline, Lead-Form Option 117

(Dimensions are shown in millimeters (inches))





۸ 🛥	
A — A1	
'''	
 <b>B</b>	
u 🕭	
<b>-</b> √ &	
O.01 NOT CONCAVE	
<del>-</del>	

NOTES:
--------

- 1.0 DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994
- DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES] LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTER MOST EXTREMES OF THE PLASTIC BODY.
- DIMENSION 61, 63, 65 & c1 APPLY TO BASE METAL ONLY.
- DIMENSION 61, 63, 65 & c1 APPLY TO BASE METAL ONLY.

  5.3 STEP OPTIONAL ON PLASTIC BODY DEFINED BY DIMENSIONS u & v.
- CONTROLLING DIMENSION: INCHES.

S Y M	DIMENSIONS				Ŋ	
B	MILLIM	ETERS	INC	INCHES		
Ľ	MIN.	MAX.	MIN.	MAX.	NOTES	
Α	4.57	4.83	.180	.190		
A1	2.57	2.83	.101	.111		
A2	2.51	2.85	.099	.112		
A3	3.73	4.24	.147	.167		
A4	5.79	6.29	.228	.248		
ь	0.61	0.95	0.24	.037		
ь1	0.56	0.90	.022	0.35	5	
b2	1,13	1,48	0.44	.058		
b3	1.08	1.43	0.42	.056	5	
b4	0.76	1.06	.030	.042		
b5	0.71	1.01	.028	.040	5	
c	0.33	0.63	.013	.025		
c1	0.28	0.58	.011	.023	5	
D	8.65	9.80	.341	.386	4	
d1	15.80	16.12	.622	.635		
d2	13.97	14.22	.550	.560		
d3	12.30	12.92	.484	.509		
E	9.63	10.63	.379	.419	4	

MILLIM MIN. 1.70 13.20	MAX. BSC	MIN.	MAX.	O T E S
1.70	BSC			S
		.067	BSC	
13.20			Poo	
10.20	13.73	.520	.541	
1.91	2.31	.075	.091	3
12.7	13.46	.500	.530	
10.92	11.68	.430	.460	
6.05	6.15	.238	.242	
3.05	3.45	.120	.136	
2.40	2.50	.094	.098	6
0.40	0.50	.016	.020	6
-	45°	-	45*	
	1.91 12.7 10.92 6.05 3.05 2.40	1.91 2.31 12.7 13.46 10.92 11.68 6.05 6.15 3.05 3.45 2.40 2.50 0.40 0.50	1.91     2.31     .075       12.7     13.46     .500       10.92     11.68     .430       6.05     6.15     .238       3.05     3.45     .120       2.40     2.50     .094       0.40     0.50     .016	1.91         2.31         .075         .091           12.7         13.46         .500         .530           10.92         11.68         .450         .460           6.05         6.15         .238         .242           3.05         3.45         .120         .136           2.40         2.50         .094         .098           0.40         0.50         .016         .020


#### LEAD ASSIGNMENTS


- 1 SOURCE 2 2 GATE 2
- 3 DRAIN 2 / SOURCE 1
- 4 GATE 1
- 5 DRAIN 1

## TO-220 Full-Pak 5-Pin Part Marking Information

EXAMPLE: THIS IS AN IRFI4019H WITH LOT CODE 8024 ASSEMBLED ON WW02,2000 IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position indicates "Lead Free"





TO-220AB Full-Pak 5-Pin package is not recommended for Surface Mount Application.

Data and specifications subject to change without notice. This product has been designed for the Consumer market. Qualification Standards can be found on IR's Web site.

> International IOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Note: For the most current drawings please refer to the IR website at: <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>

### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.