

AOSD62666E

60V Dual N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGTTM technology
- Low R_{DS(ON)}
- Logic Level Gate Drive
- ESD Protected
- Excellent Gate Charge x R_{DS(ON)} Product (FOM)
- RoHS and Halogen-Free Compliant

Applications

• Motor Control, Lighting, Industrial and Load switch


Product Summary

 $\begin{array}{ll} V_{DS} & 60V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 9.5A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 14.5 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5V) & < 19 m\Omega \end{array}$

Typical ESD protection HBM Class 2

100% UIS Tested 100% Rg Tested





Orderable Part Number Package Type		Form	Minimum Order Quantity	
AOSD62666E	SO-8	Tape & Reel	3000	

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	60	V	
Gate-Source Voltag	е	V_{GS}	±20	V	
Continuous Drain	T _A =25°C		9.5		
Current	T _A =70°C	'D	7.5	А	
Pulsed Drain Current ^C		I _{DM}	38		
Avalanche Current ⁰		I _{AS}	14	А	
Avalanche energy	L=0.3mH	E _{AS}	29	mJ	
	T _A =25°C	P _D	2.5	W	
Power Dissipation ^B	T _A =70°C	L D	1.6		
Junction and Storag	e Temperature Range	T_{J}, T_{STG}	-55 to 150	°C	

Thermal Characteristics					
Parameter		Symbol	Тур	Max	Units
Maximum Junction-to-Ambient A	t ≤ 10s	D	42	50	°C/W
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	70	85	°C/W
Maximum Junction-to-Lead	Steady-State	$R_{\theta JL}$	30	40	°C/W



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC PARAMETERS							
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	60			V	
	Zero Gate Voltage Drain Current	V _{DS} =60V, V _{GS} =0V			1	μA	
	Zero Gate Voltage Drain Current	T _J =55°C			5	μΑ	
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V			±10	μΑ	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	1.2	1.7	2.2	V	
		V _{GS} =10V, I _D =9.5A		12	14.5	mΩ	
R _{DS(ON)} Static	Static Drain-Source On-Resistance	T _J =125°C		19.2	23.5	11122	
		V_{GS} =4.5V, I_{D} =8.5A		15.3	19	mΩ	
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =9.5A		33		S	
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.72	1	V	
Is	Maximum Body-Diode Continuous Curr	ent			3.5	Α	
DYNAMIC	PARAMETERS						
C _{iss}	Input Capacitance			755		pF	
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =30V, f=1MHz		220		pF	
C _{rss}	Reverse Transfer Capacitance			20		pF	
R_g	Gate resistance	f=1MHz	0.6	1.3	2.0	Ω	
SWITCHI	NG PARAMETERS						
Q _g (10V)	Total Gate Charge			13.5	20	nC	
Q _g (4.5V)	Total Gate Charge	V_{GS} =10V, V_{DS} =30V, I_{D} =9.5A		6.5	10	nC	
Q_{gs}	Gate Source Charge	GS=10V, VDS=30V, ID=3.5A		2.5		nC	
Q_{gd}	Gate Drain Charge			3.0		nC	
Q _{oss}	Output Charge	$V_{GS}=0V$, $V_{DS}=30V$		11		nC	
$t_{D(on)}$	Turn-On DelayTime			5		ns	
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =30V, R_{L} =3.15 Ω ,		3		ns	
$t_{D(off)}$	Turn-Off DelayTime	$R_{GEN}=3\Omega$		19		ns	
t _f	Turn-Off Fall Time]		3		ns	
t _{rr}	Body Diode Reverse Recovery Time	I _F =9.5A, di/dt=500A/μs		15		ns	
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =9.5A, di/dt=500A/μs		45		nC	

A. The value of R_{0JA} is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

www.aosmd.com Rev.1.1: August 2023 Page 2 of 5


value in any given application depends on the user's specific board design. B. The power dissipation P_D is based on $T_{J(MAX)}=150^\circ$ C, using ≤ 10 s junction-to-ambient thermal resistance. C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}=150^\circ$ C. Ratings are based on low frequency and duty cycles to keep initial $T_J = 25$ ° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to lead $R_{\theta JL}$ and lead to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using $<300\mu s$ pulses, duty cycle 0.5% max. F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 $\label{eq:local_local} I_{D}\left(\mathbf{A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature (Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

Rev.1.1: August 2023 **www.aosmd.com** Page 4 of 5

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.1:August 2023 **www.aosmd.com** Page 5 of 5