

## **MOSFET** D<sup>2</sup>PAK

### StrongIRFET™2 Power-Transistor, 60 V

### **Features**

- Optimized for wide range of applications
- N-channel, normal level
- 100% avalanche tested
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21


### **Product validation**

Qualified according to JEDEC Standard

Table 1 Key Performance Parameters

rabio 2 no, i ornanio i arametere						
Parameter		Value		Unit		
V <sub>DS</sub>		60		V		
$R_{\rm DS(on),max}$		1.8		mΩ		
I <sub>D</sub>		191		A		
Q <sub>oss</sub>		108		nC		
Q <sub>G</sub> (0V10V)		108		nC		









Type/Ordering Code	Package	Marking	Related Links
IPB018N06NF2S	PG-TO263-3	018N06NS	-

### Public

# StrongIRFET™2 Power-Transistor, 60 V IPB018N06NF2S



## **Table of Contents**

Description	1
Maximum ratings	3
Thermal characteristics	4
Electrical characteristics	5
Electrical characteristics diagrams	7
Package Outlines	11
Revision History	12
Trademarks	12
Disclaimer	

# StronglRFET™2 Power-Transistor, 60 V IPB018N06NF2S



## 1 Maximum ratings

at  $T_{\Delta}$ =25 °C, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			l lmit	Note/Tost Condition	
Parameter	Symbol	Min.	Тур.	Мах.	Unit	Note/ Test Condition	
Continuous drain current <sup>1)</sup>	I <sub>D</sub>	-	-	191 147 34		$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25°C, $R_{\rm THJA}$ =40°C/W <sup>2)</sup>	
Pulsed drain current <sup>3)</sup>	I <sub>D,pulse</sub>	-	-	764	А	<i>T</i> <sub>C</sub> =25 °C	
Avalanche energy, single pulse <sup>4)</sup>	E <sub>AS</sub>	-	-	349	mJ	$I_{\rm D}$ =100 A, $R_{\rm GS}$ =25 $\Omega$	
Gate source voltage	$V_{GS}$	-20	-	20	V	-	
Power dissipation	$P_{tot}$	-	-	231 3.8	W	$T_{\rm C}$ =25 °C $T_{\rm A}$ =25 °C, $R_{th\rm JA}$ =40 °C/W <sup>2)</sup>	
Operating and storage temperature	$T_{\rm j}$ , $T_{\rm stg}$	-55	-	175	°C	-	

<sup>1)</sup> Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions

Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm $^2$  (one layer, 70  $\mu$ m thick) copper area for drain connection. PCB is vertical in still air.

<sup>3)</sup> See Diagram 3 for more detailed information

<sup>4)</sup> See Diagram 13 for more detailed information

# StronglRFET™2 Power-Transistor, 60 V IPB018N06NF2S



## 2 Thermal characteristics

### Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
raiailletei	Syllibot	Min.	Тур.	Мах.	Offic	Note/ Test Condition
Thermal resistance, junction - case	$R_{\mathrm{thJC}}$	-	-	0.65	°C/W	-
Thermal resistance, junction - ambient, 6 cm <sup>2</sup> cooling area <sup>5)</sup>	$R_{thJA}$	-	-	40	°C/W	-
Thermal resistance, junction - ambient, minimal footprint	$R_{thJA}$	-	-	62	°C/W	-

Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm $^2$  (one layer, 70  $\mu$ m thick) copper area for drain connection. PCB is vertical in still air.

# StronglRFET™2 Power-Transistor, 60 V IPB018N06NF2S



## 3 Electrical characteristics

at  $T_i$ =25 °C, unless otherwise specified

Table 4 Static characteristics

Parameter	Symbol	Values			Unit	Nieto/Tost Condition	
raiailletei	Syllibol	Min.	Тур.	Мах.	Ollic	Note/ Test Condition	
Drain-source breakdown voltage	$V_{(BR)DSS}$	60	-	-	V	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	2.1	2.8	3.3	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 129 \mu{\rm A}$	
Zero gate voltage drain current	I <sub>DSS</sub>	-	0.5 10	1 100	μΑ	$V_{\rm DS}$ =60 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C $V_{\rm DS}$ =60 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =125 °C	
Gate-source leakage current	$I_{GSS}$	-	10	100	nA	$V_{\rm GS}$ =20 V, $V_{\rm DS}$ =0 V	
Drain-source on-state resistance	$R_{\mathrm{DS(on)}}$	-	1.49 1.9	1.80 2.7	mΩ	$V_{GS}$ =10 V, $I_{D}$ =100 A $V_{GS}$ =6 V, $I_{D}$ =50 A	
Gate resistance	$R_{G}$	-	2.7	-	Ω	-	
Transconductance <sup>6)</sup>	$g_{fs}$	105	-	-	S	$ V_{\rm DS}  \ge 2 I_{\rm D} R_{\rm DS(on)max}, I_{\rm D} = 100 \text{ A}$	

<sup>6)</sup> Defined by design. Not subject to production test.

Table 5 Dynamic characteristics

Darameter	Symbol	Values			Unit	Nieto/Tost Condition	
Parameter	Symbol		Тур.	Мах.		Note/ Test Condition	
Input capacitance	C <sub>iss</sub>	-	7300	-	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =30 V, <i>f</i> =1 MHz	
Output capacitance	$C_{\text{oss}}$	-	1550	-	pF	$V_{\rm GS}$ =0 V, $V_{\rm DS}$ =30 V, $f$ =1 MHz	
Reverse transfer capacitance	C <sub>rss</sub>	-	63	-	pF	$V_{\rm GS}$ =0 V, $V_{\rm DS}$ =30 V, $f$ =1 MHz	
Turn-on delay time	$t_{\sf d(on)}$	-	22	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$	
Rise time	t <sub>r</sub>	-	31	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$	
Turn-off delay time	$t_{ m d(off)}$	-	48	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$	
Fall time	t <sub>f</sub>	_	17	-	ns	$V_{\rm DD}$ =30 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$	

Table 6 Gate charge characteristics 7)

Parameter	Symbol	Values			Unit	Note/ Test Condition
raiailietei	Syllibot	Min.	Тур.	Мах.	Onic	Note/ Test Condition
Gate to source charge	$Q_{ m gs}$	-	33	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate charge at threshold	$Q_{\mathrm{g(th)}}$	-	20	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge	$Q_{ m gd}$	-	20	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Switching charge	$Q_{sw}$	-	33	-	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total <sup>8)</sup>	$Q_{\mathrm{g}}$	-	108	162	nC	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V

# StrongIRFET™2 Power-Transistor, 60 V IPB018N06NF2S



## Table 6 Gate charge characteristics 7)

Parameter	Symbol	Values			Unit	Note/ Test Condition
raiametei	Syllibol	Min.	Тур.	Мах.	Offic	Note/ Test Condition
Gate plateau voltage	$V_{ m plateau}$	-	4.6	-	V	$V_{\rm DD}$ =30 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total, sync. FET	$Q_{\mathrm{g(sync)}}$	-	100	-	nC	$V_{\rm DS}$ =0.1 V, $V_{\rm GS}$ =0 to 10 V
Output charge	$Q_{\rm oss}$	-	108	-	nC	$V_{\rm DS}$ =30 V, $V_{\rm GS}$ =0 V

 $<sup>^{7)}\ \ \, \</sup>text{See}$  "Gate charge waveforms" for parameter definition


### Table 7 Reverse diode


Parameter	Symbol	Values			Unit	Nieto/Tost Condition	
raiailletei	Symbol	Min.	Тур.	Max.	Offic	Note/ Test Condition	
Diode continuous forward current	Is	-	-	154	А	<i>T</i> <sub>C</sub> =25 °C	
Diode pulse current	I <sub>S,pulse</sub>	-	-	764	А	<i>T</i> <sub>c</sub> =25 °C	
Diode forward voltage	$V_{\rm SD}$	-	0.90	1.0	V	$V_{\rm GS}$ =0 V, $I_{\rm F}$ =100 A, $T_{\rm j}$ =25 °C	
Reverse recovery time	t <sub>rr</sub>	-	46	-	ns	$V_{\rm R}$ =30 V, $I_{\rm F}$ =100 A, d $I_{\rm F}$ /d $t$ =100 A/ $\mu$ s	
Reverse recovery charge	$Q_{\rm rr}$	-	53	-	nC	$V_{\rm R}$ =30 V, $I_{\rm F}$ =100 A, d $I_{\rm F}$ /d $t$ =100 A/ $\mu$ s	
Reverse recovery time	t <sub>rr</sub>	-	33	-	ns	$V_{\rm R}$ =30 V, $I_{\rm F}$ =100 A, d $I_{\rm F}$ /d $t$ =500 A/ $\mu$ s	
Reverse recovery charge	$Q_{\rm rr}$	-	164	-	nC	$V_{\rm R}$ =30 V, $I_{\rm F}$ =100 A, d $i_{\rm F}$ /d $t$ =500 A/ $\mu$ s	

 $<sup>^{8)}\;\;</sup>$  Defined by design. Not subject to production test.





## 4 Electrical characteristics diagrams






























## 5 Package Outlines



PACKAGE - GROUP NUMBER:	PG-TO263-3-U02						
DIMENSIONS	MILLIMETERS						
DIMENSIONS	MIN.	MAX.					
Α	4.06	4.83					
A1	0.00	0.25					
b	0.51	1.00					
b1	1.07	1.78					
С	0.30	0.73					
c1	1.14	1.65					
D	8.38	9.65					
D1	6.60	7.50					
E	9.65	10.67					
E1	6.22	8.70					
е	2.54						
N	3						
н	14.60	15.88					
L	1.52	2.60					
L1	1.05	1.68					
L2	1.35	1.78					
THETA	-9.00°	8.00°					




Figure 1 Outline PG-TO263-3, dimensions in mm

### StronglRFET™2 Power-Transistor, 60 V IPB018N06NF2S



### **Revision History**

IPB018N06NF2S

#### Revision 2024-10-14, Rev. 2.1

**Previous Revision** 

Revision	Date	Subjects (major changes since last revision)
2.0	2022-10-19	Release of final version
2.1	2024-10-14	Added trr and Qrr at diF/dt=100 A/μs

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2024 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www. infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.