

# STD10NF10T4

# N-channel 100 V, 0.115 Ω typ., 13 A STripFET™ II Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STD10NF10T4	100 V	0.130 Ω	13 A

- Exceptional dv/dt capability
- Application oriented characterization

### **Applications**

Switching applications

## **Description**

This Power MOSFET series realized with STMicroelectronics unique STripFET™ process is specifically designed to minimize input capacitance and gate charge. It is therefore ideal as a primary switch in advanced high-efficiency isolated DC-DC converters for Telecom and Computer applications. It is also suitable for any application with low gate charge drive requirements.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STD10NF10T4	D10NF10	DPAK	Tape and reel

Contents STD10NF10T4

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.2	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) type A package information	9
	4.2	DPAK (TO-252) type C package information	11
	4.3	Packing information	14
5	Revisio	n history	16

STD10NF10T4 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	100	V
$V_{DGR}$	Drain-gate voltage ( $R_{GS}$ = 20 k $\Omega$ )	100	V
V <sub>GS</sub>	Gate-source voltage	±20	V
$I_D$	Drain current (continuous) at T <sub>C</sub> = 25 °C	13	Α
$I_D$	Drain current (continuous) at T <sub>C</sub> = 100 °C	9	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	52	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	50	W
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	70	mJ
dv/dt (3)	Peak diode recovery voltage slope	9	V/ns
T <sub>j</sub>	Operating junction temperature range	55 to 175	°C
T <sub>stg</sub>	Storage temperature range	- 55 to 175	

#### **Notes**

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	3	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area.

 $<sup>^{(2)}</sup>Starting~T_J=25~^{\circ}C,~I_D=13~A,~V_{DD}=50~V$ 

 $<sup>^{(3)}</sup>I_{SD} \leq$  13 A, di/dt  $\leq$  300 A/ $\mu s;$  V DS peak < V(BR)DSS, T J  $\leq$  T JMAX

 $<sup>^{(1)}</sup>$ When mounted on 1 inch² FR-4, 2 Oz copper board

Electrical characteristics STD10NF10T4

## 2 Electrical characteristics

 $T_C = 25$  ° C unless otherwise specified

Table 4: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	100			V
		$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}$			1	μΑ
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}$ $T_{C} = 125 \text{ °C}^{(1)}$			10	μΑ
I <sub>GSS</sub>	Gate body leakage current	V <sub>DS</sub> =0 V, V <sub>GS</sub> ±20 V			± 100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5 A		0.115	0.130	Ω

#### Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	460		pF
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$	-	70		pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	30		pF
Qg	Total gate charge	$V_{DD} = 80 \text{ V}, I_D = 10 \text{ A}$	-	15.3	21 <sup>(1)</sup>	nC
$Q_{gs}$	Gate-source charge	V <sub>GS</sub> = 10 V	-	3.7		nC
$Q_{gd}$	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	4.7		nC

#### Notes:

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 50 V, $I_D$ = 5 A, $R_G$ = 4.7 $\Omega$	ı	16	ı	ns
t <sub>r</sub>	Rise time	V <sub>GS</sub> = 10 V	1	25	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13: "Test circuit for	-	32	-	ns
t <sub>f</sub>	Fall time	resistive load switching times")	-	8	-	ns

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Defined}$  by design, not subject to production test.

<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test.

Table 7: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		13	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		52	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 10 A, V <sub>GS</sub> = 0 V	-		1.5	٧
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 10 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	90		ns
Q <sub>rr</sub>	Reverse recovery charge	$V_{DD} = 50 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 15: "Test circuit for	-	230		nC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	5		Α


#### Notes:


<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area


 $<sup>^{(2)}\</sup>text{Pulsed: pulse duration}$  = 300  $\mu$  s, duty cycle 1.5%


# 2.2 Electrical characteristics (curves)











STD10NF10T4 Electrical characteristics




Figure 9: Normalized gate threshold voltage vs temperature

Vcs(th)
(norm)

1.1

1.0

0.9

0.8

0.7


-50


0

50

100

TJ(\*C)





Test circuits STD10NF10T4

## 3 Test circuits




Figure 14: Test circuit for gate charge behavior


12 V 47 KΩ 100 nF 1 kΩ


Vos pulse width 2200 1 kΩ


2200 1 kΩ

AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







STD10NF10T4 Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 4.1 DPAK (TO-252) type A package information

THERMAL PAD <u>c</u>2 L2 <u>b(</u>2x) R SEATING PLANE (L1) 0,25 0068772\_A\_21

Figure 19: DPAK (TO-252) type A package outline

Table 8: DPAK (TO-252) type A mechanical data

D		mm	
Dim.	Min.	Тур.	Max.
А	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	4.60	4.70	4.80
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

STD10NF10T4 Package information

# 4.2 DPAK (TO-252) type C package information

Figure 20: DPAK (TO-252) type C package outline




Table 9: DPAK (TO-252) type C mechanical data


		mm	
Dim.	Min.	Тур.	Max.
А	2.20	2.30	2.38
A1	0.90	1.01	1.10
A2	0.00		0.10
b	0.72		0.85
b4	5.13	5.33	5.46
С	0.47		0.60
c2	0.47		0.60
D	6.00	6.10	6.20
D1	5.25		
Е	6.50	6.60	6.70
E1	4.70		
е	2.186	2.286	2.386
Н	9.80	10.10	10.40
L	1.40	1.50	1.70
L1		2.90 REF	
L2	0.90		1.25
L3		0.51 BSC	
L4	0.60	0.80	1.00
L6		1.80 BSC	
θ1	5°	7°	9°
θ2	5°	7°	9°
V2	0°		8°

STD10NF10T4 Package information

Figure 21: DPAK (TO-252) recommended footprint (dimensions are in mm)

# 4.3 Packing information

Figure 22: DPAK (TO-252) tape outline



40mm min. access hole at slot location С Ν G measured Tape slot at hub in core for Full radius tape start 2.5mm min.width

Figure 23: DPAK (TO-252) reel outline

Table 10: DPAK (TO-252) tape and reel mechanical data

	Таре			Reel	
Dim.	n	nm	Dim.	n	nm
Dilli.	Min.	Max.	Dilli.	Min.	Max.
A0	6.8	7	Α		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base	e qty.	2500
P1	7.9	8.1	Bulk	qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

AM06038v1

Revision history STD10NF10T4

# 5 Revision history

**Table 11: Document revision history** 

Date	Revision	Changes
06-Apr-2016	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

