

# AONA66813

80V N-Channel AlphaSGT2<sup>™</sup>

## **General Description**

◆ AlphaSGT2<sup>TM</sup> N-Channel Power MOSFET

- Low R<sub>DS(ON)</sub>
- Standard Level
- Low Gate Charge
- RoHS 2.0 and Halogen-Free Compliant

 $V_{\text{DS}}$ 80V I<sub>D</sub> (at V<sub>GS</sub>=10V) 216A R<sub>DS(ON)</sub> (at V<sub>GS</sub>=10V) < 2.2mΩ < 2.5mΩ  $R_{DS(ON)}$  (at  $V_{GS}$ =8V)

100% UIS Tested 100% Rg Tested

**Product Summary** 

Max Tj=175°C




### **Applications**

• DCDC Brick Module

• Synchronous Rectification





Orderable Part Number	Package Type	Form	Minimum Order Quantity
AONA66813	DFN 5x6	Tape & Reel	5000

Parameter		Symbol	Maximum	Units	
Drain-Source Voltag	е	V <sub>DS</sub>	80	V	
Gate-Source Voltage	Э	$V_{GS}$	±20	V	
Continuous Drain	T <sub>C</sub> =25°C	1	216		
Current	T <sub>C</sub> =100°C	I <sub>D</sub>	152	А	
Pulsed Drain Current <sup>Ĉ</sup>		I <sub>DM</sub>	864		
Continuous Drain	T <sub>A</sub> =25°C	1	40	А	
Current	T <sub>A</sub> =70°C	I <sub>DSM</sub>	34	^	
Avalanche Current <sup>c</sup>		I <sub>AS</sub>	70	Α	
Avalanche energy	L=0.1mH	E <sub>AS</sub>	245	mJ	
	T <sub>C</sub> =25°C	D	214	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C	P <sub>D</sub>	107	VV	
	T <sub>A</sub> =25°C	D	7.5	w	
Power Dissipation A	T <sub>A</sub> =70°C	P <sub>DSM</sub>	5.2	VV	
Junction and Storag	e Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to 175	°C	

Thermal Characteristics					
Parameter		Symbol	Тур	Max	Units
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W
Maximum Junction-to-Case,bottom	Steady-State	$R_{\theta JC}$	0.4	0.75	°C/W
Maximum Junction-to-Case,top	Steady-State	$R_{\theta JC}$	0.35	0.7	°C/W



#### Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC PARAMETERS							
$BV_{DSS}$	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	80			V	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =80V, V <sub>GS</sub> =0V			1	μA	
DSS	Zelo Gale Vollage Dialii Culterii	T <sub>J</sub> =55°C	;		5	μΛ	
$I_{GSS}$	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±20V			±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=250\mu A$	2.6	3.2	3.8	V	
	R <sub>DS(ON)</sub> Static Drain-Source On-Resistance	$V_{GS}$ =10V, $I_D$ =20A		1.8	2.2	mΩ	
R <sub>DS(ON)</sub>		T <sub>J</sub> =125°C	;	3	3.6	11122	
		$V_{GS}$ =8 $V$ , $I_D$ =20 $A$		2	2.5	mΩ	
g <sub>FS</sub>	Forward Transconductance	$V_{DS}=5V$ , $I_D=20A$		62		S	
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.7	1	V	
Is	Maximum Body-Diode Continuous Curr	s Current			200	Α	
DYNAMIC	PARAMETERS						
C <sub>iss</sub>	Input Capacitance			5800		pF	
Coss	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =40V, f=1MHz		1570		pF	
C <sub>rss</sub>	Reverse Transfer Capacitance			24		pF	
$R_g$	Gate resistance	f=1MHz	0.7	1.5	2.3	Ω	
SWITCHI	NG PARAMETERS						
Q <sub>g</sub> (10V)	Total Gate Charge			75	105	nC	
$Q_{gs}$	Gate Source Charge	$V_{GS}$ =10V, $V_{DS}$ =40V, $I_{D}$ =20A		24		nC	
$Q_{gd}$	Gate Drain Charge			14		nC	
Q <sub>oss</sub>	Output Charge	$V_{GS}=0V$ , $V_{DS}=40V$		118		nC	
t <sub>D(on)</sub>	Turn-On DelayTime			17		ns	
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =40V, $R_L$ =2 $\Omega$ ,		6.9		ns	
$t_{D(off)}$	Turn-Off DelayTime	$R_{GEN}=3\Omega$		37		ns	
t <sub>f</sub>	Turn-Off Fall Time			9.6		ns	
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, di/dt=500A/μs		34		ns	
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, di/dt=500A/μs		165		nC	

A. The value of  $R_{0JA}$  is measured with the device mounted on  $1in^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25° C. The Power dissipation P<sub>DSM</sub> is based on R <sub>0JA</sub> t≤ 10s and the maximum allowed junction temperature of 175 °C. The value in any given application

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms\_and\_conditions\_of\_sale

depends on the user's specific board design, and the maximum temperature of 175 $^{\circ}$  C may be used if the PCB allows it. B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=175 $^{\circ}$  C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(MAX)}$ =175 $^{\circ}$  C.


D. The R<sub>0JA</sub> is the sum of the thermal impedance from junction to case R<sub>0JC</sub> and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=175° C. The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.







V<sub>DS</sub> (Volts) Figure 1: On-Region Characteristics (Note E)




 ${
m I_D}\left({
m A}\right)$  Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




V<sub>GS</sub> (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V<sub>GS</sub> (Volts) Figure 2: Transfer Characteristics (Note E)




Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)






Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance-Bottom (Note F)







T<sub>CASE</sub> (° C)
Figure 12: Power De-rating (Note F)



T<sub>CASE</sub> (° C)
Figure 13: Current De-rating (Note F)





Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note G)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)






Figure 17: Single Pulse Power Rating Junction-to-Case-Top (Note F)




Figure 18: Normalized Maximum Transient Thermal Impedance-Top (Note F)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

