

OptiMOS[™]-5 Power-Transistor






Product Summary

V _{DS}	100	V
$R_{\mathrm{DS(on),max}}$	13	mΩ
I _D	40	Α

Features

- OptiMOS™ power MOSFET for automotive applications
- N-channel Enhancement mode Normal Level
- AEC Q101 qualified
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- Green Product (RoHS compliant)
- 100% Avalanche tested
- Feasible for automatic optical inspection (AOI)

	PG-TSDSON-8-33
1 Cilinus	1



Туре	Package	Marking
IAUZ40N10S5N130	PG-TSDSON-8-33	5N1N130

Maximum ratings, at T_i =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current ¹⁾²⁾	ID	T _C =25°C, V _{GS} =10V	40	А
		T _C =100°C, V _{GS} =10V	35	
Pulsed drain current ²⁾	I _{D,pulse}	T _C =25°C	160	
Avalanche energy, single pulse ²⁾	E _{AS}	I _D =20A	60	mJ
Avalanche current, single pulse	IAS	-	22	А
Gate source voltage	V_{GS}	-	±20	V
Power dissipation	P_{tot}	T _C =25°C T _J =175°C	68	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$	-	-55 + 175	°C



Parameter	Symbol	Conditions	Values		Unit	
			min.	typ.	max.	
Thermal characteristics ²⁾						
Thermal resistance, junction - case	R_{thJC}	-	-	-	2.2	K/W
Thermal resistance, junction - ambient	$R_{ m thJA}$	6 cm ² cooling area ³⁾	-	-	62	

Electrical characteristics, at $T_{\rm j}$ =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	$V_{(BR)DSS}$	V_{GS} =0V, I_D = 1mA	100	ı	ı	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS}=V_{\rm GS}, I_{\rm D}=27\mu{\rm A}$	2.2	3.0	3.8	
Zero gate voltage drain current	I _{DSS}	$V_{\rm DS}$ =100V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =25°C	1	1	1	μΑ
		$V_{\rm DS}$ =100V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =125°C ²⁾	-	-	100	
Gate-source leakage current	I _{GSS}	V _{GS} =20V, V _{DS} =0V	-	-	100	nA
Drain-source on-state resistance	$R_{DS(on)}$	V _{GS} =6V, I _D =10A	-	14	17	mΩ
		V _{GS} =10V, I _D =20A		10.8	13	
Gate resistance ²⁾	R_{G}		-	1.2	-	Ω



Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Dynamic characteristics ²⁾						
Input capacitance	Ciss		-	1173	1525	pF
Output capacitance	Coss	$V_{\rm GS}$ =0V, $V_{\rm DS}$ =50V, f =1MHz	-	197	256	
Reverse transfer capacitance	C _{rss}		-	11	17	
Turn-on delay time	t _{d(on)}		-	4	-	ns
Rise time	t _r	V _{DD} =50V, V _{GS} =10V,	-	1	-	
Turn-off delay time	$t_{d(off)}$	$I_{\rm D}$ =40A, $R_{\rm G}$ =3.5 Ω	-	6	-	
Fall time	t_{f}]	-	5	-	
Gate Charge Characteristics ²⁾ Gate to source charge	Q _{gs}		_	5.5	7.2	nC
Gate to drain charge	Q _{gd}	$V_{\rm DD}$ =50V, $I_{\rm D}$ =20A, $V_{\rm GS}$ =0 to 10V	-	3.7	6.0	-
Gate charge total	Q _g		-	17	24	1
Gate plateau voltage	V _{plateau}		-	4.7	-	V
Reverse Diode						•
Diode continous forward current ²⁾	Is	T 25°C	-	-	40	А
Diode pulse current ²⁾	I _{S,pulse}	− T _C =25°C	-	-	160	
Diode forward voltage	V _{SD}	V _{GS} =0V, I _F =20A, T _j =25°C	-	0.9	1.1	V
Reverse recovery time ²⁾	t _{rr}	V_{R} =40V, I_{F} =40A, di_{F}/dt =100A/ μ s	-	40	-	ns
Reverse recovery charge ²⁾	Q _{rr}		_	39	_	nC

¹⁾ Current is limited by package; with an $R_{\rm thJC}$ = 2.2K/W the chip is able to carry 50A at 25°C.

²⁾ The parameter is not subject to production test- verified by design/characterization.

 $^{^{3)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.





1 Power dissipation

$$P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} = 10 \text{ V}$$

2 Drain current

$$I_{D} = f(T_{C}); V_{GS} = 10 \text{ V}$$





3 Safe operating area


$$I_D = f(V_{DS}); T_C = 25 \text{ °C}; D = 0$$


parameter: t_p

4 Max. transient thermal impedance

$$Z_{\text{thJC}} = f(t_{p})$$

parameter: $D=t_p/T$







5 Typ. output characteristics


 $I_{\rm D} = f(V_{\rm DS}); T_{\rm i} = 25 \,{}^{\circ}{\rm C}$


parameter: V_{GS}

6 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(I_D); T_j = 25 \text{ °C}$

parameter: $V_{\rm GS}$






7 Typ. transfer characteristics


 $I_D = f(V_{GS}); V_{DS} = 6V$

parameter: $T_{\rm j}$

8 Typ. drain-source on-state resistance

$$R_{DS(on)} = f(T_j); I_D = 20 \text{ A}; V_{GS} = 10 \text{ V}$$








9 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_i); V_{GS} = V_{DS}$

parameter: I_D

10 Typ. capacitances

 $C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$





11 Typical forward diode characteristics


 $IF = f(V_{SD})$


parameter: $T_{\rm j}$

12 Avalanche characteristics

 $I_{AS} = f(t_{AV})$

parameter: T_{j(start)}








13 Avalanche energy


 $E_{AS} = f(T_i)$

parameter: I_D

14 Drain-source breakdown voltage

$$V_{BR(DSS)} = f(T_i); I_D = 1 \text{ mA}$$







15 Typ. gate charge

 $V_{GS} = f(Q_{gate}); I_D = 20 A pulsed$

parameter: V_{DD}




16 Gate charge waveforms






PG-TSDSON-8: Outline




Footprint



Dimensions in mm

Packaging





Published by Infineon Technologies AG 85579 Neubiberg, Germany

© Infineon Technologies AG 2019 All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life.

If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Revision History

Version	Date	Changes
Revision 1.0	23.07.2019	Final Data Sheet