

# CAPI SNAP Education Series: User Guide

# CAPI SNAP Education

hls\_latency\_eval : howto?


V2.0





## Architecture of the SNAP git files





## **Action overview**

Power Systems (

<u>Purpose:</u> Provide to SNAP user a simple example to let him optimize the data exchanges between an application and an action with a minimum of latency.

Access to external interfaces are:

Host memory server

### When to use it:


- Understand how to optimize latencies access
- Measure latency from application to application

#### **Memory management:**

- Application is managing address of Host memory
- Data are read 64B words one after the other

#### **Known limitations:**

HLS requires transfers to be 64 byte aligned and a size of multiples of 64 bytes



## Action usage



```
Usage: ./snap latency_eval [-h] [-v, --verbose] [-v, --version]
           -C, --card \langlecardno\rangle can be (0...3)
           -t, --timeout timeout in sec to wait for done.
           -T, --Action timeout Number max of reads done by the action * 0xF.
           -n, --Number of iterations Number of iterations done to calculate the access time average
           -v, --verbose
                                  verbose mode displays text sent and received
                                disable Interrupts (=> polling status)
           -N, --no-ira
```


#### **Example:**

```
export SNAP TRACE=0x0
snap maint -v
                             // default parameters are 100 iterations / Action timeout 16777215 (0xFFFFFF) reads
snap latency eval
snap latency eval -T 10 //The action will send a timeout sequence and exit after 10*15 reads
snap latency eval -n 2000
                             //Calculates the access time average on 2000 access
snap latency eval -n 200 v
                             //Calculates the access time average on 200 access and display the text sent and
                                  received by the application
```

```
$SNAP TRACE=0xF | snap latency eval -n 50
```


```
Options: (default option in bold)
 SNAP TRACE=0x0 → no debug trace
SNAP TRACE=0xF → full debug trace
SNAP CONFIG=FPGA→ hardware execution
SNAP CONFIG=CPU → software execution
```





# Application Code + software action code: what's in it?





Application calling the software action:


latency\_eval processing code is not relevant here since this software action should be coded as an independent and parallel thread to show the same effect.

The purpose here is to show how coding the interaction between the application and the hardware action.

**CPU executed action**: action\_lowercase.c

## Hardware action Code: what's in it?





## **Constants - Ports**



## **Constants:** → \$ACTION\_ROOT = snap/actions/hls\_helloworld

| Constant name            | Value      | Туре     | Definition location                         | Usage  |
|--------------------------|------------|----------|---|--|
| LATENCY_EVAL_ACTION_TYPE | 0x10141009 | Fixed    | \$ACTION_ROOT/include/action_changecase.h   | latency_eval ID - list is in snap/ActionTypes.md |
| RELEASE_LEVEL            | 0x00000020 | Variable | \$ACTION_ROOT/hw/action_uppercase. <b>H</b> | release level – user defined                     |

### **Ports used:**

| Ports name | Description   | Enabled   |
|------------|---|-----------|
|            | Host memory data bus input<br>Addr : 64bits - Data : 512bits  | Yes       |
| dout_gmem  | Host memory data bus output<br>Addr : 64bits - Data : 512bits | Yes       |
|            | DDR3 - DDR4 data bus in/out<br>Addr : 33bits - Data : 512bits | NOT used  |
|            | NVMe data bus in/out<br>Addr : 32bits - Data : 32bits         | No (soon) |

# **MMIO** Registers



| act_reg  | .Control                           | This head            | der is initialized by the  | SNAP job manager. T      | he action will update t | he Return code and re  | ead the flags value.   |                                     |                 |  |  |
|--|------------------------------------|----------------------|--|--------------------------|-------------------------|--|--|-------------------------------------|-----------------|--|--|
| CON  | ITROL                              | If the flag          | gs value is 0, then action   | on sends only the action | on_RO_config_reg valu   | ue and exit the action,  | otherwise it will process ti   | he action                           |                 |  |  |
| imu - WR   | Write@                             | Read@                | 3  | 2                        | 1                       | 0  | Typical Write value  |                                     | al Read value   |  |  |
| x3C40  | 0x100                              | 0x180                | sequ   | ience                    | flags                   | short action type  | f001_01_00   |                                     |                 |  |  |
| (3C41  | 0x104                              | 0x184                | Retc (return code 0x102/0x104)   |                          |                         |  | 0  | 0x102 - 0x104                       | SUCCESS/FAILURE |  |  |
| (3C42  | 0x108                              | 0x188                | Private Data   |                          |                         |  | c0febabe   |                                     |                 |  |  |
| (3C43  | 0x10C                              | 0x18C                | Private Data   |                          |                         |  | deadbeef   |                                     |                 |  |  |
| action   | reg.Data                           | Action sp            | ecific - user defined - ı  | need to stay in 108 By   | tes                     |  |  |                                     |                 |  |  |
| _  | ct_job_t                           | This is the          | e way for application (  | and action to exchang    | e information through   | this set of registers  |  |                                     |                 |  |  |
| nu - WR  | Write@                             | Read@                | 3  | 2                        | 1                       | 0  | Typical Write value  | Typica                              | al Read value   |  |  |
| 3C44   | 0x110                              | 0x190                |  | [snap_addr               | ] <b>in</b> .addr (LSB) |  |  |                                     |                 |  |  |
| 3C45   | 0x114                              | 0x194                |  | [snap_addr]              | in.addr (MSB)           |  |  |                                     |                 |  |  |
| (3C46  | 0x118                              | 0x198                | [snap_addr]in.size   |                          |                         |  |  |                                     |                 |  |  |
| 3C47   | 0x11C                              | 0x19C                | [snap_addr]in.flags (SRC, DST,) [snap_addr]in.type (DRAM, NVME,)                 |                          |                         |  |  |                                     |                 |  |  |
| 3C48   | 0x120                              | 0x1A0                | [snap_addr]src_result.addr (LSB)   |                          |                         |  |  |                                     |                 |  |  |
| 3C49   | 0x124                              | 0x1A4                | [snap_addr] <b>src_result</b> .addr (MSB)  |                          |                         |  |  |                                     |                 |  |  |
| 3C4A   | 0x128                              | 0x1A8                | [snap_addr] <b>src_result</b> .size  |                          |                         |  |  |                                     |                 |  |  |
|  | 0x12C                              | 0x1AC                | [snap_addr]src_result.flags (SRC, DST,) [snap_addr]src_result.type (DRAM, NVME,) |                          |                         |  | )  |                                     |                 |  |  |
|  | 0x130                              | 0x1B0                | MAX_reads (LSB)  |                          |                         |  |  |                                     |                 |  |  |
| 3C4D   | 0x134                              | 0x1B4                |  | MAX_re                   | eads (LSB)              |  |  |                                     |                 |  |  |
| typedef<br>C(<br>lat<br>uir  | struct { DNTROL ency_ev nt8_t pade | Control;<br>al_job_t | Data; /* 108 bytes   |                          | val_job_t)];            | typede<br>si<br>si   | _ROOT/actions/include f struct { napu8_t sat; // short act napu8_t flags; napu16_t seq; napu32_t Retc; |                                     |                 |  |  |
| \$ACTION_ROOT/include/action_changecase.h  typedef struct latency_eval_job {     struct snap_addr in; /* input data */     struct snap_addr out; /* offset table */     uint64_t MAX_reads; /* setting MAX number of reads (timeout)*/ } latency_eval_job_t; |                                    |                      |  |                          |                         |  | itware/inclu   | de/snap_types.h                     |                 |  |  |
|  |                                    |                      | } CON  | TROL;                    | <b>→</b>                | typedef struct <b>sna</b> uint64_t add uint32_t size snap_addrty snap_addrfla } snap_addr_t; | r;<br>e;<br>pe_t type;   | /* DRAM, NVME,<br>/* SRC, DST, EXT, |                 |  |  |

## **Performances measurements**



#### Measurements on a POWER8 and POWER9 servers

| hls_latency_eval  | POWER8 (S822LC - CAPI1.0)<br>+ N250S (PCIe Gen3x8) | POWER9 (AC922 - CAPI2.0)<br>+ RCXVUP (PCIe Gen3x16) |
|-------------------|--|---|
| Average latency   |  |   |
| for 10,000 access | 2.496 μs   | 1.096 μs  |

#### To run these performances, run the following:

\$ snap maint -v

\$ snap latency eval -n 10000

#### What do we measure?


These numbers are the measurements results of the following sequence time:


#### START TIME MEASUREMENT

- The application writes a 64B word to host memory @in
- The action reads (continuously) the host memory address @in
- The **action process** the 64B word read to uppercase letters
- The action writes back the 64B word result to the host memory at @out
- The **application reads** continuously the host memory at @out and compares it to the expected word until it matches (or get action timeout sequence)

#### STOP TIME MEASUREMENT

This measurement is done 10,000 times to evaluate a good average time





# Path of improvements



# History of this document and of the action release level



V2.0: initial document