

# IBM CAPI SNAP framework

## Version 1.0

# Quick Start Guide on a General environment.

The Quick Start Guide describes how to log to SuperVessel and use SNAP environment.


#### **Product Overview**

The CAPI SNAP Framework is an open source enablement environment developed by members of the <u>OpenPOWER Accelerator Work Group</u>. SNAP, which is an acronym for Storage, Network, Analytics and Programming, indicates the dual thrusts of the framework:

- Enabling application programmers to embrace FPGA acceleration and all of CAPI's technology benefits.
- Placing the accelerated compute engines, or FPGA "actions", closer to the data to provide higher performance

SNAP hides the complexity of porting an function/action to an external card. By integrating together the following 4 components, you will get the best you can to port and offload or even accelerate your code.

## The CAPI - SNAP concept



This document will successfully go through the following items:

- General documentation to understand SNAP and the hls\_helloworld example
- Process to install tools and set your environement.
- Configure SNAP for the card and the action
- Go through the 3 steps of the SNAP flow:
  - 1) application + CPU executed action, application
  - 2) modelisation of the FPGA executed action,
  - 3) application + FPGA executed action



## Contents

Pro	duct Overview	1
Con	tents	
1.	Access the software and documentation	3
2.	Supported development and deployment environment	3
3.	Setup your environment on your x86 development server	4
4.	Setup your environment on your Power8 deployment server	5
5.	Choose the card that will fit your requirements	6
6.	Understand how data are exchanged with FPGA	7
7.	Understand the HLS helloworld example	8
8.	Preliminary Step : configure SNAP environment	9
9.	Step 1: Run your application with your CPU-executable action	11
10.	Step 2: run your application with a simulated model of your FPGA-executable action	13
11.	Step 3: Run your application with your FPGA-excutable action	15
12.	Conclusion	18



#### 1. Access the software and documentation

The SNAP framework can be downloaded from github at: <a href="https://github.com/open-power/snap">https://github.com/open-power/snap</a>.

Follow the instructions in <a href="https://github.com/open-power/snap/blob/master/README.md#dependencies">https://github.com/open-power/snap/blob/master/README.md#dependencies</a> to find all you need to run the whole flow. This means downloading:

- the libraries (libcxl),
- the hardware component for the card you intend to use(**P**rocessor **S**ervice **L**ayer checkpoint file "b\_route\_design.dcp"),
- the simulation model (PSLSE: PSL **S**imulation **E**ngine) and tools to synthesize your design (Xilinx Vivado with the Ultrascale family chips)
- and the scripts to configure your FPGA with the binary file you created (capi-utils) on your deployment Power CPU system.

We will go through these different steps later in section 3

All education documentation can also be found at: <a href="https://developer.ibm.com/linuxonpower/capi/snap/">https://developer.ibm.com/linuxonpower/capi/snap/</a> or direct link <a href="https://ibm.biz/powercapi">https://ibm.biz/powercapi</a> snap

#### 2. Supported development and deployment environment

#### Development environment:

Development server (x86)	Minimum	Recommended	Command to check
	Ubuntu 16.04.x LTS	Ubuntu 16.04.1 LTS	lsb_release -a
Linux level	Red Hat 6.4		
Linux level	CentOS Linux 7		
	SUSE 11.4		
gcc	4.4.7	latest	gcc -v
Vivado	2016.4 (64 bit)	2016.4 (64 bit)	vivado -version
Vivado HLS	2017.4	2017.4	vivado_hls -version
Cadence ncsim (optional)  Default is Vivado xsim	15.10-s019	15.10-s019	ncsim -version

#### Deployment environment (server examples supporting CAPI SNAP)

IBM	CAPI enabled Power servers				
MTM	PowerLinux	Code Name - P8	CAPI Capacity (per PCIe slots priority)		
8247-21L	Power S812L	Tuleta 1S/2U Linux Only	2x CAPI adapters per socket => 2 CAPI (C7-C6)		
8247-22L	Power S822L	Tuleta 2S/2U Linux Only	2x CAPI adapters per socket => 4 CAPI (C7, C6, C5, C3)		
8247-42L	Power S824L	Tuleta 2S/4U Linux Only w/GPU	2x CAPI adapters + 2GPUs (C3-C6)=> 4 CAPI (C3,C5,C6,C7)		
MTM Cloud / Technical		Code Name - P8			
8348-21C	Power Systems S812LC	Habanero - Cloud	2x CAPI adapters per socket => 2 CAPI (C3- C4)		
8335-GCA	Power Systems S822LC	Firestone - MSP/Cloud	4 of the 5 PCIe slots are CAPI capable => 4 CAPI(C4-C1-C5-C2)		

Test server (P8)	Minimum	Recommended	Command to check	
Linux level	Ubuntu 16.04.x LTS	Ubuntu 16.04.1 LTS	lsb release -a	
Liliux level	RedHat RHEL 7.3	latest RHEL 7.3	isp_release -a	
gcc	4.4.7	latest	gcc -v	
server Firmware : skiboot	5.1.13 (= to FW840.20)	latest	update_flash -d	



#### 3. Setup your environment on your x86 development server

<u>Important:</u> We will call **~snap and ~pslse** the directories in which you have installed snap, and pslse. Please adapt your paths accordingly. Having them in the same directory may be simpler for user.

1) Clone the snap github and then the pslse and prepare libraries.

git clone <a href="https://github.com/open-power/snap.git">https://github.com/open-power/snap.git</a>

- Follow instructions on <a href="https://github.com/open-power/snap/blob/master/README.md#dependencies">https://github.com/open-power/snap/blob/master/README.md#dependencies</a> to have <a href="your x86 development">your x86 development</a> environment installed
  - a. No need to install "libcxl" as this library is already included in the "pslse". However this will be required in Power8 environment, as we use the actual PSL.
  - b. PSL Checkpoint Files ("b route design.dcp") for the CAPI SNAP Design Kit
  - c. Install Xilinx Vivado 2017.4 + Vivado HLS 2017.4 with Ultrascale family chips (KU060)
  - d. Kconfig should be installed automatically (ncurses library may be needed)
  - e. Do not install capi utils. This is only for Power8 environment.
  - f. Download PSLSE
- 3) Follow instructions on <a href="https://github.com/open-power/snap/tree/master/hardware/README.md">https://github.com/open-power/snap/tree/master/hardware/README.md</a> to set your hardware-specific variables
  - a. This will set Xilinx variables
  - b. In your snap directory, create the file snap\_env.sh

## gedit snap\_env.sh

In the file write the following 2 lines:

export PSLSE\_ROOT=~pslse export PSL\_DCP=~path\_to\_CAPI\_PSL\_Checkpoints/ADKU3\_Checkpoint/b\_route\_design.dcp

and save and close the file.

If you intend to use the N250S card, just adapt your path accordingly

export PSL\_DCP=~path\_to\_CAPI\_PSL\_Checkpoints/N250S\_Checkpoint/b\_route\_design.dcp

**NOTE**: you can also type the following commands to create the file :

echo "export PSLSE\_ROOT=~pslse" > snap\_env.sh
echo "export PSL\_DCP=~path\_to\_CAPI\_PSL\_Checkpoints/ADKU3\_Checkpoint/b\_route\_design.dcp" >>
snap\_env.sh

4) Follow instructions on <a href="https://github.com/open-power/snap/blob/master/hardware/sim/README.md">https://github.com/open-power/snap/blob/master/hardware/sim/README.md</a> to set your simulation-specific variables. Vivado xsim is the default simulator and nothing needs to be set to have it run.



### 4. Setup your environment on your Power8 deployment server

- 1) Clone the snap github
  - git clone <a href="https://github.com/open-power/snap.git">https://github.com/open-power/snap.git</a>
- 2) Following instructions on <a href="https://github.com/open-power/snap#dependencies">https://github.com/open-power/snap#dependencies</a> you should have installed on <a href="your Power8 deployment environment">your Power8 deployment environment</a>.
  - a. libcxl installation  $\rightarrow$  (for ubuntu) sudo apt-get install libcxl-dev
  - b. Image loader → see <a href="https://github.com/ibm-capi/capi-utils">https://github.com/ibm-capi/capi-utils</a>

Your 2 environments are now fully prepared for SNAP.



#### 5. Choose the card that will fit your requirements

SNAP 1.0 for Power8 supports actually 3 cards:

- Nallatech N250S with a Xilinx XCKU060 FPGA
- AlphaData ADM-PCIE-KU3 with a Xilinx XCKU060 FPGA
- Semptian NSA-121B with a Xilinx XCKU115 FPGA

Depending on the algorithm you want to port on the FPGA card, you will need to choose one of the card supported which brings you the resources you want to access.

#### Alpha-Data ADM-PCIE-KU3

Choose this card for: External IO, Offload and DRAM



3.5MB Block Ram on FPGA

FPGA to Host Memory Access

Latency to/from FPGA: 0.8us

Bandwidth to FPGA: ~3.8GB/s reads and writes (CAPI limit)

8GB DDR3
Latency to FPGA: 230ns

Two 40Gb QSFP+ Ports

Future Use: Currently no Bridge to SNAP

#### Nallatech 250S



Choose this card for: 2TB of on-card Flash

3.5MB Block Ram on FPGA FPGA to Host Memory Access

Latency to/from FPGA: 0.8us

Bandwidth to FPGA: ~3.8GB/s reads and writes (CAPI limit)

4GB DDR4 (on back of card)
Latency to FPGA: 184ns Read / 105ns write

Two 1TB NVMe sticks (1.92TB effective) Latency to FPGA: ~0.8us Bandwidth to FPGA: Read 1.8GB/s

#### **Semptian NSA121B**



Choose this card for:

Large FPGA, External IO, Offload and DDR4

8GB DDR4 (on back of card)
Latency to FPGA: 184ns Read / 105ns write

8.4MB Block Ram on FPGA FPGA to Host Memory Access

Latency to/from FPGA: 0.8us
Bandwidth to FPGA: ~3.8GB/s read

Bandwidth to FPGA: ~3.8GB/s reads and writes (CAPI limit)

Two 10GE SFP+ Ports

Future Use: Currently no Bridge to SNAP




#### 6. Understand how data are exchanged with FPGA

SNAP has been designed such a way that you can move data from a **Source** to a **Destination** without knowing the specific protocol to access the different memories. In the application, the coder decides where the data are located. These data locations can be either in the Host server memory, as well as on the card memory, or even outside the server and the card on an external storage accessed directly by the FPGA card.

The data transfer is not handled by the host processor, we just need to communicate the data source or destination address and size and the FPGA will handle it.

<u>Important:</u> We will call "application" the code executed on the server which calls the "action" containing the function to off-load and/or accelerate. This action can be "software" or "hardware" whether it is coded to be executed on CPU or FPGA.






#### 7. Understand the HLS helloworld example

Let's consider a simple example of a C code **changing the case of a text** read from a file and writing back the result into another file.

Once typed a text in a file t1, the user calls the program with path of input and output files as arguments. The different steps (red flow) are then typically:

- 1) Text is read and stored in the server's memory (source).
- 2) CPU processes the text and writes back the result to the server memory (destination).
- 3) Text modified is then written from memory to disk.

Let's now consider that we decide to "export" this "changing case processing" from the server processor to an external FPGA card. To keep that simple, we need to implement this switch so that the program call remains with no great changes (blue flow). To be able to differentiate which of these 2 paths we are using, we will use a lower case algorithm in the "software" action, so called because it runs on the CPU, and we will use a upper case algorithm in the "hardware" action so called because it will run on the FPGA.



Through this simple example, we will discover some of the advantages and strength of SNAP tools to help exporting the previously CPU executed task.



#### 8. Preliminary Step: configure SNAP environment


You now need to configure SNAP for the card and the action you will want to use.

For a first test, from snap directory, type make snap\_config.

- ➡ Menu uses simple kconfig opensource tool. Thus menus might change depending on the preselection we apply, it is not always possible to go back and forth without artefacts. For example selecting N250S/hls\_nvme\_memcopy/cloud mode will enforce nosim mode. the make model will then inform you it can build a model in "nosim" mode. Come back and select "xsim".
- ⇒ Do hesitate to use context helps.

This opens a menu window as the following one. Let's select the Card Type **ADKU3** and the Action Type **HLS helloworld** with the default vivado **xsim** simulator.

⇒ Use "space bar" or "return" to select depending if a submenu is present or not.



Then select **<Exit>** and **<Yes>** to save the configuration





If everything is set ok, then you should have displayed the SNAP ENVIRONMENT SETUP summary and the content of snap env.sh which is the configuration file that we have prepared earlier.

You may get some warnings if one of the 3 variables of this snap\_env.sh is not set appropriately. It is recommended to correct it before going further.

In this example, you typically selected the N250S card with the path PSL\_DCP set to ADKU3!

- ⇒ The selected hls\_helloworld example appears as a new variable in snap\_env.sh, as it will define the directory used for simulation and hardware tests.
- ⇒ Should you need to change anything in the configuration, you would need to make clean\_config in the snap directory to reset those variables. (then copy again the snap\_env.sh reference from your home dir to your snap dir)
- ⇒ SNAP contains several examples which can be used as references in the same manner.
- ⇒ We are now using Vivado 2107.4 version



#### 9. Step 1: Run your application with your CPU-executable action

As we use dynamic libraries, we need to prepare our environment, this is easy to do while preparing the software tools:



All the code for the hls\_helloworld example can be found in ~snap/actions/hls\_helloworld

Let's start with the **application** running with the **CPU-executable action**. Let's look to the files located in **sw** sub-directory: cd ~snap/actions/hls helloworld/sw

You will find 2 C code files: **snap\_helloworld.c** which is what we call the application which will be always run on the CPU (Power or x86) and **action\_lowercase.c** which is the "software" action.

1) Let's first compile the code executing the command make

The first time you'll get

```
hdclv014 sw$ make

[CC] action_lowercase.o

[CC] snap.o

[LD] __libsnap.o

[AR] libsnap.a

[CC] libsnap.so.0.1.2-1.3.2-9-g48ea

[CC] snap_helloworld.o

[CC] snap_helloworld
```

If you already made the file, you'll will only get:

- ⇒ Note that a "make apps" from the snap dir will create all demo applications (here we just want to show you just the necessary files)
- 2) Create a text file (if not done previously) to be processed by the FPGA. Use a mix of lower and upper case to see the difference when using both actions. Remember "hardware" action will change all characters in Upper case and the "software" action which will change all characters in Lower case.

echo " Hello World. I hope you enjoy this wonderful experience using SNAP." > /tmp/t1



3) Run the application SNAP\_CONFIG=CPU ./snap\_helloworld -i /tmp/t1 -o /tmp/t2

```
hdclv018 sw$ SNAP_COMFIG=CPU ./snap_helloworld -i /tmp/t1 -o /tmp/t2 reading input data 68 bytes from /tmp/t1 PARAMETERS:

input: /tmp/t1 output: /tmp/t2 type_in: 0 HOST_DRAM addr_in: 0000000001427000 type_out: 0 HOST_DRAM addr_out: 0000000001428000 size_in/out: 000000044 prepare helloworld job of 32 bytes size writing output data 0x1428000 68 bytes to /tmp/t2 SUCCESS SNAP helloworld took 5 usec indclv018 sw$ $\frac{1}{2}$
```

#### Display the 2 files:

```
hdclv018 sw$ cat /tmp/t1
Hello World. I hope you enjoy this wonderful experience using SNAP.
hdclv018 sw$ cat /tmp/t2
hello world. i hope you enjoy this wonderful experience using snap.
hdclv018 sw$
```

Displaying the 2 files confirms that the "lower case" processing has been correctly done – using the "software" action code.

You can try the Debug option to see MMIO exchanges between application and action typing:

SNAP\_TRACE=0xF SNAP\_CONFIG=CPU ./snap\_helloworld -i /tmp/t1 -o /tmp/t2



#### 10. Step 2: run your application with a simulated model of your FPGA-executable action

Now that we have checked that the application works ok with the "software" action, let's use the "hardware" action. We'll keep using the **snap\_helloworld** application located in **hls\_helloworld/sw**, but will now use the "hardware" action located in **hls\_helloworld/hw**.


<u>Optional:</u> This "hardware" action can compiled alone:

- from cd  $\sim$ /snap/actions/hls\_helloworld/hw , and type make or compiled with the whole SNAP design:
- from cd ~/snap, and type make apps

This compilation is optional since included in the following commands of the flow:

Let's first build the model of the code so that you can run your application with a simulated model of your FPGA executable code.

1) From the snap directory cd ~snap , type make model



- 2) If the build is successful, then go into ~snap/hardware/sim typing cd hardware/sim and start the simulator typing ./run\_sim
- 3) A new window will popup.

Type in it snap\_maint -vv to execute the discovery mode. This step is mandatory in simulation simulation as well as in real hardware. It allows the SNAP logic to discover all the actions from all the cards. Should an application request an action, it will thus be assigned to the proper hardware.



```
hdclv018 20171124 191417$ snap_maint -vv

[main] Enter
INFO:Connecting to host 'hdclv018,boeblingen,de,ibm.com' port 16384

[snap_version] Enter
SNBP on RIBGUS Card, NVME disabled, 0 MB SRRH available,
SNBP FFGR Build (VMYD): 2017/11/24 Time (H:H): 19:11

SNBP FFGR Build (VMD): 10:01

SNBP FFGR Buil
```

This shows that the action found is HLS Hello World,...as expected.

Running it a second time will confirm that this discovery step has already been done.

```
hdclv018 20171124 191417$ snap_maint -vv
[main] Enter
INF0!Connecting to host 'hdclv018,boeblingen,de,ibm,com' port 16384
[snap_version] Enter
SNAP on RNU3 Card, NNVE disabled, O NB SRAM available.
SNAP FFGA Ru10 (1/V/D): 2017/11/24 Time (H:M): 19:11
SNAP FFGA Bu10 (1/V/D): 2017/11/24 Time (H:M): 19:11
SNAP FFGA UP Ine: 0 sec
[snap_version] Ext
[snap_m.init] Enter
STAP FFGA CUT Type | Level |

0 0.x10141008 0.x00000021 IBM HLS Hello World
[snap_m.init] Ext rc: 0
INF0:detach response from from pslse
hdclv018 2017124 191415 $
```

- 4) Then create a text file (if not done previously) to be processed by the FPGA. echo "Hello World. I hope you enjoy this wonderful experience using SNAP." > /tmp/t1
- 5) Run the application <a href="mailto:snap\_helloworld-i/tmp/t1-o/tmp/t2">snap\_helloworld-i/tmp/t1-o/tmp/t2</a> (Please note the difference compared to calling software action is: We don't use SNAP\_CONFIG environmental variable. Actually here implies the default value of SNAP\_CONFIG=FPGA)

```
hdclv018 20171124 191417$ snap.helloworld -i /tmp/t1 -o /tmp/t2
reading input data 68 bytes from /tmp/t1
PRRMMETERS:
input: /tmp/t1
output: /tmp/t2
type_in: 0 HOST_DRAM
addm_in: 000000001abb000
type_out: 0 HOST_DRAM
addm_out: 00000004
size_in/out: 0000004
INFO!Connecting to host 'holovol' hdclv018.boeblingen.de.ibm.com' port 16384
prepare helloworld job of 32 bytes size
writing output data 0x1abc000 68 bytes to /tmp/t2
SUCCESS
SNAP helloworld took 7770436 usec
INFO!detach response from from pslse
hdclv018 20171124_181417$
```

6) Display the 2 files:

```
hdclv018 20171124_191417$ cat /tmp/t1
Hello World. I hope you enjoy this wonderful experience using SNAP.
hdclv018 20171124_191417$ cat /tmp/t2
HELLO WORLD. I HOPE YOU ENJOY THIS WONDERFUL EXPERIENCE USING SNAP.
hdclv018 20171124_191417$ ■
```

This confirms that the "upper case" processing has been correctly done – using the "hardware" code.

You can try other options before exiting

- Run the software code: SNAP\_CONFIG=CPU snap\_helloworld -i /tmp/t1 -o /tmp/t2
- Run the debug mode on FPGA code: SNAP\_TRACE=0xF snap\_helloworld -i /tmp/t1 -o /tmp/t2


You can now exit the simulator. The poped up terminal window will disappear.



#### 11. Step 3: Run your application with your FPGA-excutable action

Now that your application has been succefully executed with the simulated "hardware" action, let's generate the "image" of the code which will be put into the FPGA.

1) From the snap directory cd ~snap, type make image (this takes an hour or so)



An image has been built and can be found in ~snap/hardware/build/Images

```
hdclv018 snap$ cd hardware/build/Images/
hdclv018 Images$ ls
fw 2017_1124_1919_noSDRAM_ADKU3_28.bin fw_2017_1124_1919_noSDRAM_ADKU3_28.bit fw_2017_1124_1919_noSDRAM_ADKU3_28.prm
hdclv018 Images$ =
```

You can check subdirectories in /home/opuser/snap/hardware/build/ for more information that Vivado generates.

- 2) Copy this image located into ~snap/hardware/build/Images into the Power8 server on which is plugged the FPGA card
- 3) Log to your Power8 server
- 4) Use capi-flash-script to download the binary image into the FPGA (cf. https://github.com/ibm-capi/capi-utils)

From the directory where you copied your bin file type:

sudo capi-flash-script fw\_2017\_1124\_1919\_noSDRAM\_ADKU3\_28.bin



```
memort@antipode:/home/jab/bruno/KU3_memocopy6 sudo capi-flash-script fw_2017_1124_1919_nosDRAM_ADKU3_28.bin
[sudo] padsword for memnet:

Current date:

Tue Nov 28 17:38:29 CET 2017

# Card Flashed by Image
card0 AlphaDataKU60 Xilinx Tue Nov 28 15:36:58 CET 2017 mesnet fw_2017_1124_1919_Helloworld_ADKU3_28.bin

Which card do you want to flash fw_2017_1124_1919_nosDRAM_ADKU3_28.bin to card0? [y/n] y

Device ID: 0477

Vendor ID: 1014

VSSC_Length/VSSC_Rev/VSSC_ID: 0x08001280

Version 0.12

Programming User Partition with fw_2017_1124_1919_nosDRAM_ADKU3_28.bin

Program -> for size: 37 in blocks (3ZK Words of 128K Bytes)

Frasing Flash

Writing Buffer: 9727

Port not ready 6315987 times

Verifying Flash
Reading Block: 37

Erase Time: 33 seconds
Program Time: 20 seconds
Program Time: 20 seconds
Proparing to reset card
Resetting card
Resetting card
Resetting card
Resetting card
Resetting card
Reset complete

Make sure to use /dev/cx1/afu0.0d in your host application:
#define DEVICE "/dev/cx1/afu0.0d in your host application:
#define DEVICE "/dev/cx1/afu0.0d in your host application:
#define DEVICE "/dev/cx1/afu0.0d"

Struct cx1_afu_0pen_dev ((char*) (DEVICE));

mesnet@antipode:/home/jab/bruno/KU3_memocopy@ []
```

5) Clone the snap github

#### git clone https://github.com/open-power/snap.git

6) Enter directory **snap** by typing cd ~snap and compile the software and all application and action make software apps

```
Enter: hls_sponge/sw [CC] action_checksum.o [CC] sha3.o
                                                                                                                                                                                                                                                                                                                           snap_checksum.o
snap_checksum
  Exit: hls_sponge/sw
Enter: hls_memcopy/sw
[CC] action_memcopy.o
[CC] snap_memcopy.o
[CC] snap_memcopy
  Enter: /home/opuser/snap/actions
                                             [CC]
                                                                                     snap.o
                                             [CC]
                                                                                      snap.o
libsnap.o
                                                                                 libsnap.o
libsnap.so.0.1.2-1.2.0
snapblock.o
snapblock.o
libsnapcblk.o
libsnapcblk.so.o
libsnapcblk.so.o
libsnapcblk.so.o
libsnapcblk.so.o
libsnapcblk.so.o
libsnapcblk.so.o
libsnapcblk.so.o
libsnapcblk.so.o
libsnapcblk.so.o
snap_peek.o
libsnapcblk.so.o
snap_peek.o
libsnapcblk.so.o
snap_peek.o
libsnapcblk.so.o
snap_peek.o
libsnapcblk.so.o
snap_peek.o
libsnapcblk.so.o
snap_poke.o
snap_poke.o
snap_maint.o
snap_nwme_init.o
snap_nwme_init.o
snap_poke
snap_poke
snap_poke
snap_poke
snap_poke
snap_poke
snap_poke
snap_nwme_init.o
licci snap_intersect.o
licci snap_inter
                                                                                     libsnap.a
libsnap.so.0.1.2-1.2.0
                                                [AR]
                                             [cc]
                                              [ID]
                                              [AR]
                                             [CC]
 Creating snap_actions.h...
[CC] force cpu.
                                             [CC]
                                             [CC]
                                                                                                                                                                                                                                      [cc]
                                              [CC]
                                                                                       snap_nvme_init
 Enter: hls_bfs/sw
                                                                                                                                                                                                                                         Enter: hdl example/sw
[CC] snap_example.o
[CC] snap_example
[CC] snap_example_ddr.o
[CC] snap_example_ddr
[CC] snap_example_nvme.o
[CC] snap_example_nvme
[CC] snap_example_set.o
[CC] snap_example_set.o
[CC] snap_example_qnvme.o
[CC] snap_example_qnvme.o
[CC] snap_example_qnvme.o
Exit: hdl_example/sw
Exit: /home/opuser/snap/actions
                                                                                    action_bfs.o
snap_bfs.o
snap_bfs
bfs_diff.o
                                            [CC]
                                             [cc]
                                                                                     bfs_diff
 Exit: hls_bfs/sw
Enter: hls_search/sw
[CC] action
                                                                                     action search.o
                                                                                     snap_search.o
snap_search
                                             [CC]
                                                                                                                                                                                                                                            Exit: /home/opuser/snap/actions
opuser@instance-00000cde:~/snap$
Exit: hls_search/sw
Enter: hls_nvme_memcopy/sw
```



- 7) Execute the command source ./snap\_path.sh to add all the paths you will need to PATH variable.
- 8) Find which card are available in the Power8 server you are connected to:

```
snap_find_card -v -A ALL
```

```
t@antipode:/home/snap$ snap_find_card -v -A ALI
Szip Cards:
ADKU3 card:
An acceleration card has been detected in card position 1
PST Revision is
Device ID
                                                                  : 0x0632
Sub device
                                                                  : 0x0605
Image loaded is
Next image to be loaded at next reset (load image on perst) is : user
S121B card:
N250S card:
an acceleration card has been detected in card position 0
                                                                 : 0x4002
PSL Revision is
Device ID
                                                                  0 \times 0632
Sub device
                                                                  : 0x060a
Image loaded is
                                                                  : factory
Next image to be loaded at next reset (load image on perst) is : factory
```

If you have 2 cards ADKU3, then the 2 cards slots are displayed. Using C0 or C1 will help you chosing the right one.

9) Run the discovery mode to locate on which FPGA card your action has been copied to by typing: <a href="maint-vv-C0">snap\_maint-vv-C0</a> or <a href="maint-vv-C0">snap\_maint-vv-C1</a> depending on the slots reported previously
Only one of these commands should answer you

```
O mesnet@antipode:/home/snap$ snap_maint -vv -CO
[main] Enter
[snap_version] Enter
[snap_version] Enter
SNAP on ADKU3 Card, NVME disabled, 0 MB SRAM available.
SNAP FPGA Release: v1.2.0 Distance: 1 GIT: 0x126c1722
SNAP FPGA Build (Y/M/D): 2017/11/24 Time (H:M): 19:19
SNAP FPGA CIR Master: 1 My ID: 0
SNAP FPGA UP Time: 224 sec
[snap_version] Exit
[snap_minit] Enter
[unlock_action] Enter
Invoke Unlock
[hls_setup] Enter Offset: 10000
[hls_setup] Exit
[unlock_action] Exit found Action: 0x10141008
[unlock_action] Exit found Action: 0x10141008
0 Max AT: 1 Found AT: 0x10141008 --> Assign Short AT: 0
0 0x10141008 0x00000021 IBM HLS Hello World
[snap_minit] Exit rc: 0
[main] Exit rc: 0
[mesnet@antipode:/home/snap$ snap_maint -vv -c0]
```

For your information the other slot will not answer:

```
mesnet@antipode:/home/snap$ snap_maint -vv -C1 [main] Enter [main] Exit rc: 19
```

10) Create a text file to be processed by the FPGA. Use a mix of lower and upper case to see the difference when using the "hardware" action which will change all characters in Upper case and the "software" action which will change all characters in Lower case.

echo " Hello World. I hope you enjoy this wonderful experience using SNAP." > /tmp/t1

- 11) Go to the application you want to run typing cd /home/snap/actions/hls helloworld/sw
- 12) Run the application ./snap\_helloworld -i /tmp/t1 -o /tmp/t2 -C0 (or -C1)



```
mesnet@antipode:/home/snap/actions/hls_helloworld/sw$ ./snap_helloworld -i /tmp/t1 -o /tmp/t2 -C0 reading input data 68 bytes from /tmp/t1
PRARMETERS:
    input: /tmp/t1
    output: /tmp/t2
    type_in: 0 HOST DRAM
    addr_in: 0000010001f80000
    type_out: 0 HOST DRAM
    addr_out: 0000010001f90000
    size_in/out: 0000010
    size_in/out: 0000004
    prepare helloworld job of 32 bytes size
    writing output data 0x10001f90000 68 bytes to /tmp/t2
    SUCCESS
    SNAF helloworld took 65 usec
```

#### 13) Display the 2 files:

```
mesnet@antipode:/home/snap/actions/hls_helloworld/sw$ cat /tmp/t1
Hello World. I hope you enjoy this wonderful experience using SNAP.
mesnet@antipode:/home/snap/actions/hls_helloworld/sw$ cat /tmp/t2
HELLO WORLD. I HOPE YOU ENJOY THIS WONDERFUL EXPERIENCE USING SNAP.
```

This confirms that the "upper case" processing has been correctly done – using the "hardware" action code.

You can try other options before exiting

- Run the software code: SNAP\_CONFIG=CPU snap\_helloworld -i /tmp/t1 -o /tmp/t2
- Run the debug mode on FPGA code: SNAP\_TRACE=0xF snap\_helloworld -i /tmp/t1 -o /tmp/t2

#### 12. Conclusion

So far you have been able to run a complete simple example on an FPGA through CAPI SNAP.

You have seen in detail the mecanism that allows submitting a simple task to the FPGA.

You have all the necessary files to undertand how the initially CPU executed task has been submitted to FPGA hardware.

Once this mecanism is understood, you can experiment further.

You can use some other provided examples to launch a large section of memory copy (hls\_memcopy example) from host memory to the DDR of the FPGA. Then you can make your own FPGA calculation and get the result back with a second hls\_memcopy as a last step.

It should give you a taste of the power of CAPI acceleration using POWER CAPI Technology.