

CAPI SNAP Education Series: User Guide

CAPI SNAP Education

hls_latency_eval : howto?


V2.0





Architecture of the SNAP git files





Action overview

Power Systems (

<u>Purpose:</u> Provide to SNAP user a simple example to let him optimize the data exchanges between an application and an action with a minimum of latency.

Access to external interfaces are:

Host memory server

When to use it:


- Understand how to optimize latencies access
- Measure latency from application to application

Memory management:

- Application is managing address of Host memory
- Data are read 64B words one after the other

Known limitations:

HLS requires transfers to be 64 byte aligned and a size of multiples of 64 bytes



Action usage



```
Usage: ./snap latency_eval [-h] [-v, --verbose] [-v, --version]
           -C, --card \langlecardno\rangle can be (0...3)
           -t, --timeout timeout in sec to wait for done.
           -T, --Action timeout Number max of reads done by the action * 0xF.
           -n, --Number of iterations Number of iterations done to calculate the access time average
           -v, --verbose
                                  verbose mode displays text sent and received
                                disable Interrupts (=> polling status)
           -N, --no-ira
```


Example:

```
export SNAP TRACE=0x0
snap maint -v
                             // default parameters are 100 iterations / Action timeout 16777215 (0xFFFFFF) reads
snap latency eval
snap latency eval -T 10 //The action will send a timeout sequence and exit after 10*15 reads
snap latency eval -n 2000
                             //Calculates the access time average on 2000 access
snap latency eval -n 200 v
                             //Calculates the access time average on 200 access and display the text sent and
                                  received by the application
```

```
$SNAP TRACE=0xF | snap latency eval -n 50
```


```
Options: (default option in bold)
 SNAP TRACE=0x0 → no debug trace
SNAP TRACE=0xF → full debug trace
SNAP CONFIG=FPGA→ hardware execution
SNAP CONFIG=CPU → software execution
```





Application Code + software action code: what's in it?





Application calling the software action:


latency_eval processing code is not relevant here since this software action should be coded as an independent and parallel thread to show the same effect.

The purpose here is to show how coding the interaction between the application and the hardware action.

CPU executed action: action_lowercase.c

Hardware action Code: what's in it?





Constants - Ports



Constants: → \$ACTION_ROOT = snap/actions/hls_helloworld

Constant name	Value	Value Type Definition location		Usage
LATENCY_EVAL_ACTION_TYPE	0x10141009	Fixed	\$ACTION_ROOT/include/action_changecase.h	latency_eval ID - list is in snap/ActionTypes.md
RELEASE_LEVEL	0x00000020	Variable	\$ACTION_ROOT/hw/action_latency_eval. H	release level – user defined

Ports used:

Ports name	Description	Enabled
	Host memory data bus input Addr : 64bits - Data : 512bits	Yes
1	Host memory data bus output Addr : 64bits - Data : 512bits	Yes
	DDR3 - DDR4 data bus in/out Addr : 33bits - Data : 512bits	NOT used
	NVMe data bus in/out Addr : 32bits - Data : 32bits	No (soon)

MMIO Registers



Read and Write are act_reg.Control CONTROL Simu - WR Write@ 0x3C40 0x100 0x3C41 0x104 0x3C42 0x108 0x3C43 0x10C	This head If the flat Read@ 0x180 0x184 0x188	gs value is 0, then act	/ software side e SNAP job manager. T tion sends only the action			read the flags v	alue.				
CONTROL Simu - WR Write@ 0x3C40 0x100 0x3C41 0x104 0x3C42 0x108	If the fla Read@ 0x180 0x184 0x188	gs value is 0, then act	tion sends only the action			read the flags v	alue.				
Simu - WR Write@ 0x3C40 0x100 0x3C41 0x104 0x3C42 0x108	Read@ 0x180 0x184 0x188	3		on_RO_config_reg val							
0x3C40 0x100 0x3C41 0x104 0x3C42 0x108	0x180 0x184 0x188		2		ue and exit the action	, otherwise it w	vill process th	e action			
0x3C41 0x104 0x3C42 0x108	0x184 0x188	seq		1	0	Typical W	/rite value	Typica	l Read value		
<i>0x3C42</i> 0x108	0x188		uence	flags	short action type	f001_01_00					
			Retc (return code 0x102/0x104)			0		0x102 - 0x104	SUCCESS/FAILURE		
<i>0x3C43</i> 0x10C		Private Data				c0febabe					
	0x18C	Private Data				deadbeef					
action_reg.Data			need to stay in 108 By								
intersect_job_t			and action to exchang					•			
Simu - WR Write@	Read@	3	2	1	0	Typical W	/rite value	Typica	l Read value		
<i>0x3C44</i> 0x110	0x190]in.addr (LSB)							
<i>0x3C45</i> 0x114	0x194	[snap_addr]in.addr (MSB)									
<i>0x3C46</i> 0x118	0x198		[snap_addr] in .size								
<i>0x3C47</i> 0x11C	0x19C	[snap_addr]in.flags (SRC, DST,) [snap_addr]in.type (DRAM, NVME,)									
<i>0x3C48</i> 0x120	0x1A0	[snap_addr]src_result.addr (LSB)									
<i>0x3C49</i> 0x124	0x1A4	[snap_addr]src_result.addr (MSB)									
<i>0x3C4A</i> 0x128	0x1A8	[snap_addr] src_result .size									
<i>0x3C4B</i> 0x12C	0x1AC	[snap_addr]src_result.flags (SRC, DST,) [snap_addr]src_result.type (DRAM, NVM			t .type (DRAM, NVME,	.)					
<i>0x3C4C</i> 0x130	0x1B0	MAX_reads (LSB)									
<i>0x3C4D</i> 0x134	0x1B4		MAX_re	eads (LSB)							
typedef struct {	. Control; /al_job_t	ion_latency_eva /* 16 bytes */ Data; /* 108 byte .P_HLS_JOBSIZE	,	val_job_t)];	typed s s s	P_ROOT/action of struct { chapu8_t sat; chapu8_t flags chapu16_t sec chapu32_t Rei	// short acti s; q;				
} action_reg;					Priv_data	\$SNAP_ROOT/software/include/snap_types.h					
typedef stru stru uin	struct late uct snap _ uct snap _		data */	reads (timeout)*/	} CON	ITROL;		→	typedef struct sn uint64_t add uint32_t size snap_addrty snap_addrfl } snap_addr_t;	dr; e; /pe_t type;	/* DRAM, NVME, /* SRC, DST, EXT, .
2010, 101VI		_ ·		····	: built on Pov	ver™ CAPI	technolo	gy			

Performances measurements



Measurements on a POWER8 and POWER9 servers

hls_latency_eval	POWER8 (S822LC - CAPI1.0) + N250S (PCIe Gen3x8)	POWER9 (AC922 - CAPI2.0) + RCXVUP (PCIe Gen3x16)
Average latency		
for 10,000 access	2.496 μs	1.096 μs

To run these performances, run the following:

\$ snap maint -v

\$ snap latency eval -n 10000

What do we measure?


These numbers are the measurements results of the following sequence time:


START TIME MEASUREMENT

- The application writes a 64B word to host memory @in
- The action reads (continuously) the host memory address @in
- The **action process** the 64B word read to uppercase letters
- The action writes back the 64B word result to the host memory at @out
- The **application reads** continuously the host memory at @out and compares it to the expected word until it matches (or get action timeout sequence)

STOP TIME MEASUREMENT

This measurement is done 10,000 times to evaluate a good average time





Path of improvements



History of this document and of the action release level



V2.0: initial document