

Optimize RISC-V Processors with iEDA in "One Student One Chip" Initiative

Zihao Yu(余子濠)

2025.06






OSOC Initiative


Based on open-sourced, practice-oriented, open learning

Everyone is welcomed. No limitation on

- university
- major
- grade
- basis



SW & HW co-design



Logical design & Physical design co-ordination

Application

Runtime

(Simple) OS

ISA(RISC-V)

Micro-architecture

Circuit

Synthesis

Physical design

Physical verification

GDSII

CS

EE

GCC U-boot OpenSBI UEFI **Software**_{LLVM}

> **QEMU** Linux

Coherency OoO XiangShan

Chip Prefetch Cache Branch **Extension Prediction**

Technology mapping

Place

Standard cell

EDA Floorplan Route

Timing analysis


Clock tree Equivalence

Education equality

Full-stack training

Enter community or company

Knowledge Diagram




Infrastructure: linter, sanitizer, printf, trace, gdb, waveform, profiler......

Good programming style, testing, assertion


Learning Stage Division


- Small, simple system -> Large, complex system
- Small program -> Real program



Building a Full System (Middle of Stage B)


- Understand the entire system stack
 - Programs, operating systems, ISA, processors, circuits
- Understand how the system works
 - How do games run on the system?






Case – How games update screen

- Let students build a RISC-V computer system from scratch
 - Understand how program runs on their own processor



Processor Design Flow (Late of Stage B)



Learn More Beyond RTL

Advanced Verification Methods

- DiffTest check instruction behavior on line
- Formal verification prove correctness or generate counterexamples
 - Memory w/ cache (DUT) v.s. memory w/o cache (REF)
 - Pipeline (DUT) v.s. single-cycle (REF)

Performance Evaluation and Optimization


- IPC evaluate with simulators (CacheSim, BranchSim) + analyze with Performance Counter
- Frequency Yosys (Synthesis) + iEDA.iNO (Netlist Optimization) + iEDA.iSTA (Timing Analysis)


Power Evaluation and Optimization Methods


- iEDA.iPA(Power Analysis)
- Full Physical Design Flow
 - iEDA(Open-source EDA Tools)


Case – Trade-off in Optimization

 Students learn to make trade-offs among frequency, area and IPC









Case – Optimizing Timing

- Students can synthesize their own RISC-V processors with opensourced PDK read the timing report
 - IHP PDK, nangate45...

Sg13g2_d	Sg13g2_dfrbp_1						
Point	Fancat	Capacitance	+ Resistance	+ Transition	+ Delta Delay	+ Incr	++ Path
clock (port)		5.357	0.000	0.000	† 	0.000	0.000r
clock (clock ret)	1851		1		NA	1	1 1
13173:CLK (sg13g2_dfrbp_1)	I	0.003	0.000	0.000	1	0.000	0.000r
clock core_clock (rise edge)	1	1	1	I	1	0	0
clock network delay (ideal)	ſ	l	I	l .	1	0.000	0.000
13173:CLK (sg13g2_dfrbp_1)	1	0.003	0.000	0.000	1	0.000	0.000r
13173:Q (sg13g2_dfrbp_1)	1	0.042	0.000	0.140	1	0.275	0.275f
npc_lsu_io_in_bits_rdecode_isMret (net)	5	l	I	1	0.000	1	1
fanout_buf_1848:A (sg13g2_buf_8)	l	0.009	0.000	0.140	1	0.000	0.275f
fanout_buf_1848:X (sg13g2_buf_8)	l	0.024	0.000	0.029	1	0.122	0.397f
fanout_net_1848 (net)	5	L	D.,	I	0.000	1	1
fanout_buf_1843:A (sg13g2_buf_8)	1	0.009	0.000	0.029	1	0.000	0.397f
fanout_buf_1843:X (sg13g2_buf_8)	1	0.023	0.000	0.024	1	0.076	0.472f
fanout_net_1843 (net)	5	l	1	l	0.000	I	1 1
07103:C (sg13g2_nor4_1)	1	0.003	0.000	0.024	1	0.000	0.472f
07103:Y (sg13g2_nor4_1)	1	0.008	0.000	0.198	I .	0.182	0.654r

Learning Materials are opened

The 6th "One Student One Chip" Program Home Page

- Time: Every Saturday 15:00~17:00 China Standard Time
- Bilibil Live ☐ | recording ☐

Learning Objectives

"One Student One Chip" will develop your general skills. At the end of the course, you will have a better understanding of the following questions:

- 1. how processors are designed?
- 2. how programs run on computers?
- 3. how to optimize the performance of a processor?
- 4. how to use/design the right tools for efficient debugging?
- 5. how to write your own test cases for unit testing?
- 6. how does an RTL design generate a flowable layout?

We will guide you to design a RISC-V pipeline processor. Run an operating system on your processor Run a real game on the OS. The processor that achieves the target will be connected to the SoC and will be given the opportunity to tapeout.



Course Website

Handouts(420,000 words)

Slides(>1,000 pages, 85,000 (>274)

words)

Videos(> 50 hours)

Linux system installation and basic usage

Install a Linux operating system

We're going to reuse the contents of the PA handout, and we're going to ask you to follow PAO to install Linux OS.

Get "One Student One Chip" code framework


When you read the PAO handout and proceed to the section on getting the PA framework code, you will be prompted with a box asking you to return to the content of the handout here.

First of all, please add a ssh key on github, please STFW on how to do that. Then get the framework code of "One Student One Chip" by the following command:


git clone -b master git@github.com:OSCPU/ysyx-workbench.git

Once you have it, you can go back to the appropriate place in the PA handout and continue reading. But you should also note that:


- Please use ysyx-workbench as the project directory in the PA handout, i.e. replace occurance of ics2022 in the PA handout with ysyx-workbench.
- When change the student number and name in ysyx-workbench/Makefile, you can leave the student number unchanged until you have completed the preliminary.



Account in Bilibili.com: 一生一芯-视频号



English Version of Handouts



 English version of slides and videos are WIP Students can still learn without them

Vision: "Open-source" reshaping chip design

- Our ultimate vision is to innovate chip design methodology through the open-source concept, achieving the goal of "designing open-source chips using open-source EDA tools and IPs."
- Step 1: Open-source SoC In 3-5 years, provide the community with high-quality, tape-out verified RISC-V opensource cores and open-source SoC designs
 - including RISC-V processor core IP, peripheral IP, and more
- Step 2: Build Open-source SoC with Open-source Toolchain Over the next 5-7 years, gradually establish an open-source SoC chip design process based on open-source EDA toolchains, open-source IP, and open-source process libraries
 - Commercial tools and IP will be gradually replaced with open-source versions
 - Undergraduate students will use open-source tools to develop open-source chips and graduate with their own chips
- Step 3: Automate Open-source Hardware Construction with Open-source Toolchain — Over the next 10-15 years, develop smarter and more automated open-source tools to improve design verification efficiency
 - Form an open-source chip design ecosystem and lower the barriers to chip development.



1st step, 2025: a handheld game console



2nd step, 2026~2028:

a tablet that supports android
and online games/videos (with
Xiangshan and embedded GPUs)



3rd step, 2028~2030: a laptop that can run ubuntudesktop and office software smoothly (with Xiangshan)

Design chips and perform tape-out verification using open-source EDA, open-source IP, and open-source system software, to build functional prototype systems.

Thank you!

Start From Scratch
Create Your Own
RISC-V® Processor

About Project

✓ Signup Course

Contact us

Website ysyx.org/en/



Enroll Anytime, Open Year-Round Visit ysyx.org/en/ and click "Signup"