

iEDA & AiEDA



Open-source BoF Meeting

Xingquan Li


iEDA





- 01 **iEDA**
- 02 **AiEDA**

iEDA Overview

- **1 EDA Infrastructure, 10 EDA Tools, 3 times tape-out design by iEDA**
 - **Level 1:** Open-source EDA, RTL, PDK, supporting chip design;
 - **Level 2:** Open-source Infrastructure supports EDA development and research
- **Open-source:** (search “iEDA” on Gitee/Github/Gitlink): <https://github.com/OSCC-Project/iEDA>



3 times tape-out




1 EDA infrastructure


10 EDA tools, 200 technologies, 300 K lines codes

iEDA: Infrastructure


- To fast develop high-quality EDA tool, we need a **Software Development Kit (SDK)**
- iEDA can be used to support developing EDA tool or algorithm
- **Infrastructure: Database, Manager, Operator, Interface**



iEDA: Toolchain and Tool




- **Netlist-to-GDS II**
 - **10 tools, and other 5 tools are R&Ding.**
 - **Design, Analysis, Verification**
- **Design Concept:**
 - **Unified framework, deconstructed and merged**
 - **multi-lingual interface, hot-pluggable modules.**




Module 1: Physical Design

Floorplan (iFP)



Placement (iPL)



Min Wirelength Model

$$\begin{aligned} \min_v W(v) \\ \text{s.t. } \rho_b(v) \leq \rho_0, \forall b \in B \end{aligned}$$

where v is cell location, $W(v)$ is wirelength, $\rho_b(v)$ is the area density in $b \in B$, ρ_0 is density threshold.

$$W(v) = \max_{i,j \in e} |x_i - x_j|$$

$$LSE_{ex} = \gamma \left(\ln \left(\sum_{i \in e} \exp \left(\frac{x_i}{\gamma} \right) \right) + \ln \left(\sum_{i \in e} \exp \left(-\frac{x_i}{\gamma} \right) \right) \right)$$


$$D(v) = \frac{1}{2} \sum_{v \in V} D_t(x, y) = \frac{1}{2} \sum_{v \in V} q_i \psi_i(x, y)$$

$$\begin{cases} \nabla \cdot \vec{\psi}(x, y) = -\rho(x, y), \\ \hat{n} \cdot \vec{\psi}(x, y) = 0, (x, y) \in \partial R \\ \iint_R \rho(x, y) = \iint_R \psi(x, y) = 0. \end{cases}$$


$$\min_v f(v) = W(v) + \lambda \sum_{v \in B} \rho_b(v)$$

Nesterov Method or Conjugate Gradient

Clock Tree Synthesis (iCTS)




Routing (iRT)




Module 2: Analysis and Verification


Design Rule Check (iDRC)



Static Timing Analysis (iSTA)




Power Analysis (iPA)



- Evaluate power before / during / after the physical design process
- Average model
- Timing window (coming soon)
- VCD parser
- Report/API


Timing Optimization (iTO)




Update ①: New EDA Tools

- We develop/extend 5 tools:


- LogicFactory for Logic Synthesis, iMap for logic optimization and tech mapping, iATPG for automation test pattern generation, iIR for IR drop calculation, iPnP for power network planning.



Logic Opt & Tech Map (LogicFactory & iMap)




- iMap 1.0 includes Logic Optimization and Tech Mapping
 - ✓ Logic Optimization operators
 - ✓ Rewrite (NPN matching based on 4-input truth table)
 - ✓ Refactor (optimization based on SOP expression)
 - ✓ Balance (balance algorithm based on AND-tree)
 - ✓ LUT-opt (optimization based on FPGA tech mapping)
 - ✓ Technology Mapping for ASIC and FPGA



Automation Test Pattern Generation (iATPG)

iEDA




- **iATPG: Implement the basic flow of test generation**
 - **Fault Simulation**
 - ✓ Support **scan pattern** and **functional pattern**
 - ✓ Self-developed **heuristic method**
 - ✓ CPU-based **parallelism** under NUMA architecture
 - **Test Pattern Generation**
 - ✓ Combinational netlist → **combinational pattern**
 - ✓ Full-scan netlist → **basic scan pattern**
 - ✓ Partial-scan netlist → **clock sequential pattern**


Design	#Gates	iATPG			Commercial tool			Fault Cover. Ratio (iATPG/Com. tool)
		fault cover.	time(sec.)	# of patterns	fault cover.	time(sec.)	# of patterns	
s15850	2,334	89.86%	1.08	91	92.41%	1.30	117	97.24%
s5378	3,061	93.70%	2.33	323	93.96%	2.20	197	99.73%
s13207	4,388	90.00%	2.19	189	89.73%	1.90	96	100.30%
s38584	19,095	95.72%	24.60	727	95.81%	5.90	267	99.90%
s35932	24,080	95.28%	5.85	128	95.13%	2.50	117	100.16%
s38417	23,795	91.97%	70.42	936	95.43%	17.70	264	96.37%
b21	30,042	90.96%	139.24	902	92.82%	255.80	854	97.99%
b22	45,152	86.41%	337.75	1,103	95.04%	836.90	1,146	90.92%
b18	345,004	90.45%	12,958.18	5,886	97.21%	1,425.90	1,572	93.05%
wb_commax	67,600	94.37%	239.49	1,454	96.02%	69.20	830	98.28%
des_perf	170,963	95.38%	532.32	409	92.33%	93.20	279	103.31%
vga_lcd	176,025	98.47%	10,338.98	8,245	99.33%	147.40	3,456	99.13%

Fault Cover Ratio: 98%


IR Drop Calculation (iIR)



- **iIR:** analyze the IR drop of the chip.
- **Feature**
 - ✓ **Read SPEF File by Rust Parser or Estimate RC Data:** Extracts the RC data of the power network from the SPEF file or estimate the RC When iIR as a IR engine.
 - ✓ **Read Instance Power Database or Run Power Analysis Adhoc:** Reads the instance power data from the iPA DB file, or run iPA power analysis adhoc.
 - ✓ **Solving IR Drop:** Builds the conductance matrix and the current vector, and then use $GV=J$ solver (the LU solver or the CG solver) to solve the static IR Drop.
 - ✓ **GPU Mode:** Accelerate the IR Drop solving process using CUDA.
 - ✓ **IR Engine:** Used as a standalone tool or as an IR analysis engine, such as for estimating IR Drop within iPnP.



Power Network Plan (iPNP)



- iPNP 1.0 Implement the basic flow of P/G net generation
 - **Power Network Generation**
 - ✓ Set a series of **P/G templates** including width and pitch
 - ✓ Synthesize the **P/G net** automatically according to template
 - ✓ Add **VIA** automatically
 - **Power Network Optimization**
 - ✓ Balancing the **IR drop** and the **Congestion**
 - ✓ Using **Simulated Annealing** algorithm




Fig1. Power Stripes




Fig2. Power VIA




Fig3. Power Row

```

VERIFY DRC .... Sub-Area : 100.000 0.000 129.000 11 01 16
VERIFY DRC .... Sub-Area : 11 complete 0 VioIs.
VERIFY DRC .... Sub-Area : {129.600 86.400 169.960 129.600} 12 of 16
VERIFY DRC .... Sub-Area : 12 complete 0 VioIs.
VERIFY DRC .... Sub-Area : {0.000 129.600 43.200 170.000} 13 of 16
VERIFY DRC .... Sub-Area : 13 complete 0 VioIs.
VERIFY DRC .... Sub-Area : {43.200 129.600 86.400 170.000} 14 of 16
VERIFY DRC .... Sub-Area : 14 complete 0 VioIs.
VERIFY DRC .... Sub-Area : {86.400 129.600 129.600 170.000} 15 of 16
VERIFY DRC .... Sub-Area : 15 complete 0 VioIs.
VERIFY DRC .... Sub-Area : {129.600 129.600 169.960 170.000} 16 of 16
VERIFY DRC .... Sub-Area : 16 complete 0 VioIs.

Verification Complete : 0 VioIs.

*** End Verify DRC (CPU: 0:00:08.2 ELAPSED TIME: 8.00 MEM: 3.0M) ***



```

Fig4. DRC Clean

Update ②: Improve the QoR of iEDA

- Timing Comparison of iEDA/Innovus in 28nm

- We test 30 cases with instance num 135 ~ 1,173,610
- Compare with innovus, we achieve following frequency result



Post CTS


108.89 %

Post Route


95.40 %

Update ③: Two Times Tape-out

- We achieve two times tape-out in 28nm (ten-million-gates)
 - The fourth one: CPU "Nutshell" (348 macro modules, 756,000 standard cells, 6.449 million gate transistors, Frequency: 800MHz, Area: 6.49mm²)



- The fifth one: Ten-million-gate CPU "Nutshell-2.0" (321 macro modules, 829,000 standard cells, 10.49 million gate transistors, Frequency: 900MHz, Area: 4.0mm*2.7mm)




iEDA

- 01** **iEDA**
- 02** **AiEDA**

Work ①: AI-EDA Python Library

- **AiEDA: File-to-Vector**

- Convert standard file formats into vectorized storage
- Transform chip data into vectorized data that can be input into AI models.





Design-to-Vector

- Design-to-Vector
 - Netlist-to-Vector, Layout-to-Vector, Map-to-Vector, Net-to-Vector, Shape-to-Vector


```
module data_register (
  input clk,
  input [3:0] data_in,
  output reg [3:0] data_out
);
  always @ (posedge clk)
    data_out <= data_in;
endmodule
```

["module", "data_register", "(", "input", "reg", "clk", "3", "data_in", "data_out", "endmodule", "reg", "case", "endcase",]

RTL




Netlist




Layout

$$\therefore \begin{bmatrix} 0 & 0 & 1 & 2 & 0 \\ 1 & 4 & 3 & 3 & 1 \\ 0 & 0 & 0 & 0 & 2 \\ 5 & 7 & 6 & 4 & 0 \\ 4 & 3 & 2 & 5 & 0 \\ 1 & 5 & 8 & 7 & 0 \\ 0 & 3 & 4 & 2 & 0 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix}$$

Map



Net
Wire & Via



Polygon & Polyhedron

Work ②: A Dataset for AI-EDA

- **iData:** A chip dataset with **source data, vectorized data, feature data** for **AI4EDA** and **large model task**
 - 50 Circuits range from small (**1000 gates**) to large (**30M+ gates**); memories, CPUs, GPUs, and SoCs
 - Complete vectorization at **design, netlist, layout, net, path, patch and map levels**

```
"nets": [
    {
        "name": "ctrl1$e_mux_sel[0]",
        "pin": [
            {
                "c_x": 23560,
                "c_y": 2355,
                "instance": "ctrl1/_34_",
                "name": "X"
            },
            {
                "c_x": 22395,
                "c_y": 2432,
                "instance": "dpath/a_mux/_158_",
                "name": "A"
            }
        ],
        "type": "SIGNAL"
    },
    {
        "name": "ctrl1$e_mux_sel[1]",
        "pin": [
            {
                "c_x": 23560,
                "c_y": 2354,
                "instance": "ctrl1/_35_",
                "name": "X"
            },
            {
                "c_x": 22395,
                "c_y": 2432,
                "instance": "dpath/a_mux/_159_",
                "name": "A"
            }
        ],
        "type": "SIGNAL"
    },
    {
        "name": "ctrl1$e_reg_en",
        "pin": [
            {
                "c_x": 23560,
                "c_y": 2355,
                "instance": "ctrl1/_42_",
                "name": "X"
            },
            {
                "c_x": 22395,
                "c_y": 2432,
                "instance": "dpath/a_reg/_985_",
                "name": "A"
            }
        ],
        "type": "SIGNAL"
    }
],
```

```
"instances": [
    {
        "name": "cell_1",
        "master": "master_1",
        "type": "core",
        "llx": 300,
        "lly": 400,
        "urx": 600,
        "ury": 800,
        "orient": "S",
        "status": "unplaced",
        "pin": [
            {
                "name": "Z"
            },
            {
                "name": "I"
            },
            {
                "name": "O"
            },
            {
                "name": "B1"
            }
        ]
    }
],
```

```
"top_name": "asic_top",
"die": [
    {
        "llx": 0,
        "lly": 0,
        "urx": 1499.96,
        "ury": 1500.0
    },
    {
        "name": "core",
        "llx": 100,
        "lly": 170,
        "urx": 1330,
        "ury": 1326.0
    }
],
```

Circuits	#Cells	#Nets	#Pins	#Wires	#Files	Size	#Files	Path	Patch	
s713	135	125	345	1426	121	890K	56	676K	324	1.59M
s44	178	128	494	2095	128	1.31M	128	558K	441	2.31M
mg	195	144	581	2230	169	1.39M	132	1.24M	441	2.4M
gcd	297	270	894	3733	270	2.32M	136	3.81M	625	3.85M
s1238	349	290	1050	4998	290	3.00M	24	284K	576	4.27M
s1488	380	325	1202	6422	325	3.82M	24	584K	506	4.99M
arch	392	381	1232	5122	346	3.19M	304	1.45M	841	5.14M
px2	515	497	1669	6542	432	4.04M	372	5.72M	1024	6.35M
s9234	657	585	198	8592	577	5.24M	458	5.53M	1302	8.3M
imac	721	589	2239	8969	653	5.75M	332	4.51M	1521	9.32M
s13207	727	647	2107	8182	636	5.07M	744	5.03M	1600	8.83M
12c	790	727	2449	10248	676	6.37M	568	9.10M	1521	9.85M
s5378	881	774	2624	12422	774	7.62M	564	6.60M	1600	11.61M
pwm	974	889	3162	13596	838	8.36M	480	4.66M	1936	13.02M
wdg	1029	945	3245	13596	900	8.58M	456	7.63M	1936	13.17M
clam	1069	941	311	13584	999	8.43M	524	7.63M	1936	13.3M
ASIC	1228	796	2748	10737	796	6.06M	121	6.60K	121	5.36M
s15850	2088	1926	6639	27941	1925	17.33M	1724	21.00M	4225	27.66M
uart	5981	20021	83268	5555	5345	4652	11449	8.34M		
s38417	6028	20185	80504	5573	53.30M	5764	113.04M	12544	84.65M	
s35932	6375	5837	19396	81158	5837	52.02M	6912	33.66M	14161	93.73M
s35854	7003	5836	2230	9771	6583	61.51M	4904	62.76M	12101	94.4M
BM464	9358	9510	30285	132076	9077	85.83M	5164	189.04M	16641	14.47M
picasso32	9430	30600	136455	9010	87.75M	6560	177.09M	21316	150.30M	
PPU	9547	8895	33510	140136	8895	90.05M	9552	164.43M	20164	143.55M
blable	15154	15672	47516	216427	15671	144.32M	4396	230.33M	24649	252.01M
aes_core	17940	17371	66207	30125	17371	201.32M	9876	623.39M	32041	311.46M
aes	19181	18117	70455	325550	18117	212.03M	11940	623.84M	36100	323.3M
solo20	21720	202	6609	172	2012	100.00M	1000	439.93M	30980	389.98M
jpos	27671	29160	92424	366397	29160	245.32M	18128	789.21M	60049	824.45M
eth_top	42279	38552	142784	646875	38552	434.20M	20000	562.18M	169744	967.16M
yadom	63514	31280	107120	483369	31280	331.30M	19832	816.37M	15376	313.25M
behat	211236	13038	452119	2161829	132424	1.53G	52628	4.87G	92256	1.60G
SHMS	268721	251772	850432	251686	64562	19153	1.98G			
mem	269472	227497	73910	370297	20226	2.04G	20000	1.21G	28224	2.04G
ZIUC	349598	323109	1052302	3808442	321175	3.56G	18161	12.40G	23044	2.66G
IDEA23	368147	335112	1138727	5132004	335026	3.50G	219852	21.55G	28224	2.84G
yyxs42	449462	449847	1558094	6967779	448950	4.79G	11864	1.58G	28224	3.84G
behat2	582645	593306	108497	5491501	391062	4.21G	70264	11.04G	126630	4.19G
AIMP	742210	535618	1407897	9980714	534081	8.07G	26296	1.48G	77841	8.08G
yyxs60	816705	560025	1494198	9133353	556025	7.03G	22540	3.81G	134265	7.24G
yyxs0	100850	102015	340000	102000	10000	18.00G	26410	6.60G	8030	8.0G
yyxs43	1023663	1032719	3390152	536339	1031971	10.98G	20120	39480	33948	9.08G
yyxs44	1123368	1105564	3833714	1824829	1105478	12.24G	219848	21.67G	28224	9.73G
yyxs45	1173610	1147953	3906678	17416249	1147867	11.98G	19704	14.18G	36100	9.56G
T1	1262053	1220798	4208135	18769036	1220719	12.63G	40000	2.62G	24649	10.03G
T1_M	2222669	2162147	7419623	3315508	2162066	22.82G	40000	3.08G	43681	18.27G
nambar	2793215	2646672	883039	42524007	2643701	27.84G	20136	1.70G	75040	25.04G
C910	3282828	2947483	9618301	52259408	2942510	36.25G	40588	2.85G	152100	33.82G
T1_S	4816399	4728816	16688213	79050573	4728737	50.22G	40000	5.99G	77841	44.13G
Total	23.26M	21.47M	72.02M	347.15M	21.45M	235.91G	1.63M	149.87G	1.61M	207.18G


Feature levels

Chip statistics

Chip Layouts


AiEDA > application > benchmark > 28nm > gcd > output > iEDA > feature > {} gcd_place_eval.jsonl

```
1 { "Wirelength":{ "FLUTE":3694690, "GRWL":3650000, "HPWL":3168669, "HTree":4439356, "VTree":4633732} }
2 { "Density":{ "cell":{ "allcell_density": "/data/yhqi/benchmark/AiEDA/application/test/iEDA/density_map/allcell_density.csv", "macro_density": "/data/yhqi/benchmark/AiEDA/application/test/iEDA/density_map/macro_density.csv" } }
3 { "Congestion":{ "map":{ "egr":{ "horizontal": "./rt_temp_directory/initial_router/egr_horizontal.csv", "union": "./rt_temp_directory/topology_generator/overflow_map_planar.csv", "vertical": "./rt_temp_directory/topology_generator/overflow_map_planar.csv" } }
4 { "Timing":{ "DR": [ { "clock_name": "core_clock", "hold_tns": 0.0, "hold_wns": 0.109753, "setup_tns": 0.0, "setup_wns": 1.499311, "suggest_freq": 999.3114743941425 }, { "EGR": [ { "clock_name": "core_clock", "hold_tns": 0.0, "hold_wns": 0.00011720249269325531, "setup_tns": 0.0, "setup_wns": 1.4993114743941425 } ] }
5 { "Power":{ "DR": { "dynamic_power": 0.00011826468785753447, "static_power": 7.931440122061174e-06 }, "EGR": { "dynamic_power": 0.00011720249269325531, "static_power": 7.931440122061174e-06 }, "FLUTE": { "dynamic_power": 0.00011720249269325531, "static_power": 7.931440122061174e-06 } }
```




Work ③: AI-EDA Models

- To achieve AI-Aided Design, we trained some AI4EDA models
 - We use **AiEDA** (python library) to train AI model and run chip design flow with AI4EDA model assistance
 - We feed vectorized data, feature data in **iData** (dataset) to AI model




AI-EDA Models


- 1) Logic Optimization, 2) Steiner Tree Generation, 3) Capacitance Extraction,
- 4) Tech Mapping, 5) Timing Optimization, 6) Timing Analysis




[TODAES-25]




[NIPS-24]




[ICCD-23, TCAD-25]



[Integration-24]









[ASPDAC-23, ISEDA-24]



[ISEDA-23]


AI-EDA Models

- 7) Timing Prediction and Optimization, 8) IR Drop Calculation, 9) Design Rule Checking and Prediction, 10) Parameter Optimization, 11) Logic Synthesis, 12) Macro Placement



Conclusion

- **iEDA Objective**
 - EDA Infrastructure
 - Explore new and efficient EDA R&D method
 - High quality and performance EDA tool
- **Open-source: (Gitee/Github)**
 - GitHub: <https://github.com/OSCC-Project/iEDA>
 - Gitee: <https://gitee.com/oscc-project/iEDA>



Open-source is not a goal but a way

- **Papers**
 - **iEDA**: An Open-source Intelligent Physical Implementation Toolkit and Library, ISEDA, 2023. (BPA)
 - **OpenLS-DGF**: An Adaptive Open-Source Dataset Generation Framework for Machine Learning Tasks in Logic Synthesis, TCAD, 2025.
 - **iPL-3D**: A Novel Bilevel Programming Model for Die-to-Die Placement, ICCAD, 2023.
 - **iEDA**: An Open-source infrastructure of EDA (invited), ASPDAC, 2024.
 - **iPD**: An Open-source intelligent Physical Design Tool Chain (invited), ASPDAC, 2024.
 - **iRT**: Net Resource Allocation: A Desirable Initial Routing Step, DAC, 2024.
 - **iCTS**: Toward Controllable Hierarchical Clock Tree Synthesis with Skew-Latency-Load Tree, DAC, 2024.
 - **iPL**: A Fast, Iterative Clock Skew Scheduling Algorithm with Dynamic Sequential Graph Extraction, DAC, 2025.



OSCC

Open Source Chip Community

93 followers

China

<https://eda.oscc.cc/en/>

ieda.oscc@gmail.com

Overview

Repositories 14

Discussions

Projects

Packages

People

Pinned

iEDA Public

C++ 381 44

iMap Public

Logic optimization and technology mapping tool.

C++ 18 4

EDA-Parsers Public

C++ 7 2

iBM Public

1 1

iFlow Public

Verilog 2

LogicFactory Public

Logic Synthesis Platform.

C++ 3 1

Repositories

Find a repository...

Type ▾

Language ▾

Sort ▾

iEDA Public

C++ 381 44 8 1 Updated 2 weeks ago




AiCap Public

Python 1 MulanPSL-2.0 0 0 0 Updated on May 7



Delay-driven-Steiner-Tree Public

C++ 1 0 0 0 Updated on Apr 30



AiEDA Public

RTL-to-Vector-to-GDS

3 0 0 0 Updated on Mar 13



iATPG Public

Thanks

iEDA

Xingquan Li
lixq01@pcl.ac.cn