



Federal Ministry
of Research, Technology
and Space


German Microelectronics Design Initiative Federal Ministry of Research, Technology and Space (BMFTR)

Design Automation Conference 2025, San Francisco



Funding program: Design instruments for sovereign chip development with open source (DE:Sign)

- Design tools, methods, and chip designs with focus on open source
- Significant development work on the open source toolchain
- Participation of young researchers and talents
- 15 projects launched with 62 partners by May 1, 2024
- Close collaboration of the projects with Chip Design Germany





DE:Sign R&D projects on open source EDA tools

Talents: Student competition „Open source chip design challenge“ (**OCDCpro**)

Analog design

- ✓ Text based design (**ORDeC**)
- ✓ High frequency chips (**DEMICO**)

Digital design

- ✓ eFPGAs (**OWAS**)
- ✓ Verification (**OSVISE**)
- ✓ FPGAs (**FEntWumS**)
- ✓ DRAM (**DERAMSys**)
- ✓ RISC-V (**GATE-V**)
- ✓ AI hardware (**EDAI**)

Hardware security

- ✓ HW architecture (**ExViPaS**)
- ✓ HW security module (**SIGN-HEP**)

Novel technologies

- ✓ RFETs (**ReDesign**)
- ✓ Radiation hardened HW (**Flowspace**)
- ✓ MEMS/ASIC (**Meta-X**)
- ✓ Packaging/SiP (**PASSIONATE**)



Student competition „Open source chip design challenge“ (OCDCpro)

- Development of a learning and competition platform for young students and talents
- Annual competition rounds with evolving topics
- Development of a tailored student-specific 130 nm open-source PDK
- Specification and verification of the open-source toolchain based on a demonstrator chip
- Development of teaching/learning concepts for digital design with open-source tools



Open source design tools for sovereign chip design – research study on status and perspectives (QDISC)

- Advantages and disadvantages, innovation mechanisms
- Framework conditions for usage, compliance with industry requirements, business perspectives
- Potential for specific application industries, recommendations for action
- Start: August 1, 2024, funding period until September 30, 2025
- Tight collaboration with Chip Design Germany, science, industry and industry networks




Funding program: Closing gaps in design tools for sovereign chip development with open source (DE:Sign Challenge)

- R&D to bridge remaining critical points in open-source EDA toolchains
- Focus on analog/RF/mixed-signal design, data formats and interfaces, verification and testing, as well as education and training programs
- 60 project ideas submitted by March 31, 2025, currently in review
- Start: January 1, 2026, funding period until 2028
- Close collaboration with Chip Design Germany and DE:Sign projects



BMFTR/NSTC joint funding program: Research collaboration in microelectronics with Taiwan





1st call R&D projects

NeuroMemSense

Neuromemristive circuits as hardware accelerators for edge training and computing towards ultra-security of bio-sensors

- Prof. Choubey (Uni Siegen)
- Prof. Chao – 趙昌博 (NYCU)

ATTRACTS

D-Band Multipurpose Transmitter and Receiver with DDS

- Prof. Weigel (FAU Erlangen-Nürnberg)
- Prof. Huang – 黃天偉 (NTU)

PNN

AI Edge Applications Using PNN with High-speed and Low-power E-O Conversion Interfacing Circuits

- Prof. Gerfers (TU Berlin)
- Prof. C.-C. Wang – 王朝欽 (NSYSU)

PI3D

Reliability-Aware Task Deployment of Photonic Interconnected 2.5D/3D Integrated Systems

- Prof. Schlichtmann, Dr. Tsun-Ming Tseng (TU München)
- Prof. Lin – 林英超 (NCKU)

TEdgeAI

Ensuring Trustworthiness of Edge AI Chip

- Prof. Berekovic (Uni Lübeck)
- Prof. Wu – 吳安宇 (NTU), Prof. Huang – 黃世旭 (CYCU)

FeEdge

Computing-in-Memory with Ferroelectric Field Effect Transistors Featuring Normally-off Operation

- Dr. Kämpfe (FhG IPMS)
- Prof. Lu – 盧達生 (NCKU)



Contact



Dr. Tina Tauchnitz



Dr. Korbinian Schreiber

Program Management Agency on behalf of
Federal Ministry of Research, Technology and Space
Germany:

VDI/VDE Innovation + Technik GmbH

email: designinitiative-me@vdivde-it.de

phone: +49 (0) 30 310078-3584

OPEN-SOURCE DESIGN TOOLS FOR CO-DEVELOPMENT OF AI ALGORITHMS AND AI CHIPS (DE-EDAI)



SMEs

SYNOPSYS®



Large Industries (Design and EDA)

BMW
GROUP



SCHAEFFLER


End Users

With funding from the:




Federal Ministry
of Research, Technology
and Space

The work packages of EDAI and their interactions



Contributions

- From design capture to simulation/verification
- Open-source tools
 - Extend existing wherever possible
 - Interoperability and integration of tools



Partners



Coordination



TECHNISCHE
UNIVERSITÄT
DARMSTADT



UNIVERSITÄT ZU LÜBECK



YosysHQ



TECHNISCHE
UNIVERSITÄT
WIEN

Subcontractors




Qualcomm

Associated

DI-OS[✓]ISE




WP2: ISA extension verification with open-source tools




- Verify correctness of ISA extensions
- Combine generated RTL (CoreDSL) and Instruction Set Simulators
- Abstract functionality for standard instructions in ISS
- Constrained random generated instruction stream
- Complete Verilator support for UVM

WP3: Verification of non-functional properties

- Validate non-functional properties
- Timing and power behavior
- Extend CorePerfDSL to describe behavior
- Extend ETISS open-source instruction set simulator
- Power estimation on RTL and netlist



WP4: Better support for formal verification



- CIRCT and Yosys integration (switch between)
- Intermediate representation for LTL (and SVA properties) in CIRCT and Yosys
- CIRCT integration with Verilator
- Seamless flow from Properties to dynamic verification in Verilator and formal verification in Yosys/SBY