Automatic Micro-Architecture Exploration and Synthesis for RISC-V CPUs



SIRISA

Jean-Michel Gorius, Steven Derrien, Simon Rokicki

Univ Rennes, Inria, CNRS, IRISA





Designing a RISC-V CPU should be as simple as writing an Instruction Set Simulator


Introduction

Context: Increasing need for customizable architectures for embedded applications.

Problem: Micro-architectural design is tedious and error-prone, how do we make such customizations available to everyone?

Our approach: Leverage High-Level Synthesis to synthesize micro-architectures from a single instruction set simulator in C.

Synthesizing In-Order Pipelined Instruction Set Processors



Conclusion

- We need speculation to synthesize processor cores [Nurvitadhi'2011, Josipovic'2019, Derrien'2020].
- Processor design from an ISS using **speculative pipelining** enables **fast iteration times** and **intuitive** design exploration.

References

[Derrien'2020] Derrien, S., Marty, T., Rokicki, S., and Yuki, T. (2020). *Toward speculative loop pipelining for high-level synthesis*. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 39(11):4229–4239.

[Josipovic'2019] Josipovic, L., Guerrieri, A., and Ienne, P. (2019). *Speculative dataflow circuits*. In Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '19, page 162–171, ACM.

[Nurvitadhi'2011] Nurvitadhi, E., Hoe, J. C., Kam, T., and Lu, S.-L. L. (2011). *Automatic pipelining from transactional datapate*

[Nurvitadhi'2011] Nurvitadhi, E., Hoe, J. C., Kam, T., and Lu, S.-L. L. (2011). *Automatic pipelining from transactional datapath specifications*. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30(3):441–454.