



**CORE-V™**



**OPENHW™**

# OpenHW Group

CORE-V: Open Source RISC-V Cores Commercial Adoption  
Lesson Learned

Rick O'Connor [rickoco@openhwgroup.org](mailto:rickoco@openhwgroup.org)

T [@rickoco](https://twitter.com/rickoco) T [@openhwgroup](https://twitter.com/openhwgroup)

[www.openhwgroup.org](http://www.openhwgroup.org)

# Outline

- OpenHW Group Overview
- Brief History of Open Source SW (OSS)
- OpenHW ~ 2 Years Later – Lessons Learned
  - Lesson 1 – Permissive Use
  - Lesson 2 – IP Quality
  - Lesson 3 – Roadmap & Ecosystem
- Summary



**OPENHW**<sup>TM</sup>  
GROUP  
PROVEN PROCESSOR IP

and **CORE-V**<sup>TM</sup>



- OpenHW Group is a not-for-profit, global organization registered in Ottawa, Canada and Brussels, Belgium
- OpenHW ecosystem is driven by members (corporate & academic) and individual contributors where HW and SW designers collaborate in developing open-source cores, related IP, tools and SW such as the CORE-V Family of open-source RISC-V processors
  - International footprint with developers in North America, Europe and Asia
  - Providing an infrastructure for hosting high quality open-source HW developments in line with industry best practices
  - Strong support from industry, academia and individual contributors worldwide



# Industry Members

84+ Members & Partners





**OPENHW™**  
GROUP  
PROVEN PROCESSOR IP

# Academic Members

## 84+ Members & Partners



ALMA MATER STUDIORUM  
UNIVERSITÀ DI BOLOGNA



**BSC**  
*Barcelona Supercomputing Center*  
Centro Nacional de Supercomputación



中国科学院计算技术研究所  
INSTITUTE OF COMPUTING TECHNOLOGY, CHINESE ACADEMY OF SCIENCES



UC SANTA BARBARA



UNIVERSITY OF  
Southampton



**OPENHW™**  
GROUP  
PROVEN PROCESSOR IP



# Partner Ecosystem

84+ Members & Partners



aws cādence®

DIGILENT®  
A National Instruments Company

ECLIPSE  
FOUNDATION



CMC  
MICROSYSTEMS

Cayenne  
GLOBAL, LLC

FOSSI  
Foundation

GroupGets

OSFPGA  
FOUNDATION

RISC-V®  
synopsys®

OpenUK ORCRO

Accounting, Legal, Banking

BDO  
OPEN HW GROUP  
PROVEN PROCESSOR IP

MOORCROFTS  
CORPORATE LAW

NORTON ROSE FULBRIGHT

RBC

# Working Groups & Task Groups

- Board of Directors approves elected Chairs of Working Groups and has final approval of working group recommendations
- Technical Working Group
  - Cores Task Group
  - Verification Task Group
  - SW Task Group
  - HW Task Group
- Marketing Working Group
  - University Outreach Task Group
- OpenHW Asia Working Group
- OpenHW Europe Working Group
- Together with internal OpenHW Group engineering staff, member company development engineers (FTEs / ACs) establish and execute [OpenHW Group projects](#)
  - 20+ active projects across CORE-V RTL, Verification, GCC / LLVM, IDE, RTOS, FPGA, SoC, etc. with more projects in the pipeline



# Technical Working Group (TWG)

- Co-Chair: Jérôme Quévremont, Thales Research & Technology
- Drive the overall technical direction, development roadmap and project execution for all technology related activities within the OpenHW Group and oversee the Task Groups
  - TWG is essentially the OpenHW Group company's "R&D / Engineering Organization"
- OpenHW Group engineering release methodology is based on the Eclipse Development Process
  - All OpenHW Group Platinum / Gold / Silver members are also Solutions members of the Eclipse Foundation



# Outline

- OpenHW Group Overview
- Brief History of Open Source SW (OSS)
- OpenHW ~2 Years Later – Lessons Learned
  - Lesson 1 – Permissive Use
  - Lesson 2 – IP Quality
  - Lesson 3 – Roadmap & Ecosystem
- Summary

# Open Source is 20+ years old



**open source  
initiative®**

[opensource.org](https://opensource.org)

- “Open Source” is the proper name of a campaign to promote the pre-existing concept of Free Software to business, and to certify licenses to a rule set.
- Christine Peterson ...suggested “Open Source” as a way to promote Free Software without the stigma of “free” in the English language.

Bruce Perens , Co-Founder of the Open Source Initiative  
<https://perens.com/2017/09/26/on-usage-of-the-phrase-open-source/>

# OSI 1st Decade Timeline Advocacy & Controversy



- 1998 Term coined as rebrand for software freedom; OSI formed
- 1999 Open Source Definition published: licenses standardized
- 2000 Most open source is a proprietary replacement
- 2001 “Linux is a cancer” – Microsoft [The Register](#)
- 2002 Rush of new licenses
- 2003 SCO sues IBM over Linux [Wiki SCO - Linux Disputes](#)
- 2004 Last of Microsoft’s “Halloween Documents”
- 2005 Unix now open source (Sun Solaris)
- 2006 Open Standards Requirement (OSR) published
- 2007 Java now open source
- 2008 Most CIOs understand open source as a benefit

Source: [Simon Phipps OSI](#)

# OSI 2nd Decade Adoption & Ascendancy



- 2008 Most open source is “hidden” infrastructure
- 2011 Open source enabling web service business wave
- 2013 Open source powering cloud/container revolution
- 2015 “Microsoft ❤️ Linux”
- 2016 Windows Subsystem for Linux 1 (WSL1) announced
- 2017 Open source at the heart of most new software
- 2019 Windows Subsystem for Linux 2 (WSL2) announced
- 2020 Microsoft brings Linux GUI apps to Windows 10

Source: [Simon Phipps OSI](#)

# Open Source HW Adoption Lessons


- Lesson 1 - Permissive use
  - permissive open-source licensing and processes to minimize business and legal risks
- Lesson 2 - IP quality
  - harness community best-in-class design and verification methods and contributions
- Lesson 3 - Roadmap & Ecosystem
  - ensure availability of IDE, RTOS / OS ports, physical design etc. and create a roadmap of cores covering a range of PPA metrics

# Open Source License Usage - 1

- WhiteSource database > 4M open source packages and 130M open source files covering 200 programming languages
- Results show use of permissive open source licenses continues to rise, while usage of copyleft licenses, especially GPL licenses, continues to decrease.




Top Open Source Licenses in 2021




<https://www.whitesourcesoftware.com/resources/blog/open-source-licenses-trends-and-predictions/>

# Open Source License Usage - 2

Permissive vs. Copy-left Licenses Over Time



Top Open Source Licenses in 2021



<https://www.whitesourcesoftware.com/resources/blog/open-source-licenses-trends-and-predictions/>

# HW Companies & Open Source

- Large Systems & Semiconductor companies have very deep patent portfolios
- Copyleft / GPL style licenses are generally seen to pose a greater risk of unwanted patent exposure
- Companies need to see commercial benefit to 'give back' and not be forced to give back through license terms
- Apache provides permissive terms with both copyright and patent grants – also, most HW companies have already accepted Apache for SW projects
- But is Apache enough?

# Solderpad Hardware License 2.1

- A permissive open hardware license
- Based on, and acts as an exception to, Apache-2.0
- SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
- Covers physical hardware as well as open silicon and gateware
- Modifies, clarifies and extends various Apache definitions, and the scope of rights to explicitly cover hardware
- Not specifically OSI approved, but we know it falls within the OSI definition of “open source” because any licensee can treat as plain Apache-2.0
- <http://solderpad.org/licenses/SHL-2.1/>



# Solderpad: Authorship and Rights

Apache-2.0 is drafted with the terminology associated with copyright in mind (since software is primarily covered by copyright).

Copyright is extended to Rights, covering other intellectual property which can apply to hardware:

*“Rights” means copyright and any similar right including design right (whether registered or unregistered), rights in semiconductor topographies (mask works) and database rights (but excluding Patents and Trademarks).*

*Authorship* is extended to cover authorship and design.



# Solderpad: Source and Object Form

- *Source is extended to cover net lists, board layouts, CAD files, documentation source, and configuration files.*
- *Object form is extended to forms applicable to hardware, including physical hardware, silicon and gateware, and covers:*

*any form resulting from mechanical transformation or translation of a Source form or the application of a Source form to physical material, including but not limited to compiled object code, generated documentation, the instantiation of a hardware design or physical object or material and conversions to other media types, including intermediate forms such as bytecodes, FPGA bitstreams, moulds, artwork and semiconductor topographies (mask works)*

# Open Source HW Adoption Lessons

- Lesson 1 - Permissive use
  - permissive open-source licensing and processes to minimize business and legal risks
- Lesson 2 - IP quality
  - harness community best-in-class design and verification methods and contributions
- Lesson 3 - Roadmap & Ecosystem
  - ensure availability of IDE, RTOS / OS ports, physical design etc. and create a roadmap of cores covering a range of PPA metrics

# OpenHW Verification Task Group



- Charter:
  - develop best in class verification test bench environments for the cores and IP blocks developed within the OpenHW Group
  - use the best tools for the job at hand
- Co-Chairs:
  - Robert Chu, Futurewei Technologies, Inc.
  - vacant



# Industry Standard Tools


- Use industry standard languages and verification methods



- Projects need to fit easily into ecosystem companies' EDA tool flow. Leverage the best commercial tools for the job




# CORE-V™ Verif UVM Test Bench




make SIMULATOR=<sim> +UVM\_TEST=riscv-dv-test

# CV32E4 'RTL Freeze' Coverage Data

- CV32E4 Coverage Data published in our [core-v-verif](#) github repo
- Coverage told us we had...
  - Bugs in the functional coverage model
  - Low coverage in Instructions Exceptions testing
  - Low coverage of Int & Dbg corner-cases
  - Low coverage of Instruction and Data bus interface protocol



# Goal: universal UVM environment for CORE-V Verif



# Features of “universal” core-v-verif



- Single UVM environment:
  - UVM Testcase has control of all components.
- **Corev-dv** for random instruction generator:
  - Wrapper for either **riscv-dv** or **FORCE-RISCV**.
  - “Generator Configuration” provides single test-specification interface to UVM testcases.
- Eliminate need for Toolchain:
  - Generators emit machine code directly.
  - Will maintain “legacy programmers interface” to Toolchain.
- **Corev-rm** for the core’s reference model:
  - Wrapper for either **Imperas OVPsim ISS** or **Spike** (others possible).
  - “RM Cfg” provides single test-specification interface to UVM testcases.
- Standardize “tracer” interfaces:
  - **RVFI** for cores.
  - **RVVI** for reference models.
- Functional Coverage model independent of Reference Model.
- Transaction Scoreboarding of retired instructions:
  - May retain step-and-compare functionality.
  - Eases support for out-of-order cores.
- New “Memory Agent” component:
  - Improved randomization of memory-to-core transactions.
  - Supports rich set of virtual peripherals.
  - Supports testcase constrainable memory interface parameters, PMA, etc.

# Open Source HW Adoption Lessons

- Lesson 1 - Permissive use
  - permissive open-source licensing and processes to minimize business and legal risks
- Lesson 2 - IP quality
  - harness community best-in-class design and verification methods and contributions
- Lesson 3 - Roadmap & Ecosystem
  - ensure availability of IDE, RTOS / OS ports, physical design etc. and create a roadmap of cores covering a range of PPA metrics

# OpenHW Cores Task Group



- Chair: Arjan Bink, Silicon Laboratories
- Vice-Chair: Jérôme Quévremont, Thales Research & Technology
- develop feature and functionality roadmap and the open-source IP for the cores within the OpenHW Group such as the CORE-V Family of open-source RISC-V processors.
- Initial contribution of open-source RISC-V cores from [ETH Zurich PULP Platform](#) and the OpenHW Group is the [official committer for these repositories](#)


**THALES**

**ETHzürich** **PULP**  
Parallel Ultra Low Power

Core	Bits/Stage	Description
CVE4 (RI5CY)	32bit / 4-stage	A family of 4-stage cores that implement, RV32IMFCXpulp, optional 32-bit FPU, instruction set extensions for DSP operations including HW loops, SIMD extensions, bit manipulation and post-increment instructions.
CVA6 (Ariane)	32 & 64bit / 6-stage	A family of 6-stage, single issue, in-order CPU cores implementing RV64GC extensions with three privilege levels M, S, U to fully support a Unix-like (Linux, BSD, etc.) operating system. The cores have configurable size, separate TLBs, a HW PTW and branch-prediction (branch target buffer, branch history table and a return address stack).



# CORE-V™ Cores Roadmap



# OpenHW SW Task Group



- Chair: Jeremy Bennett, Embecosm
- Vice-Chair: Yunhai Shang, Alibaba T-Head
- define, develop and support SW tool chain, operating system ports and firmware for the cores and IP developed within the OpenHW Group
- SW TG active projects include: GCC / LLVM, IDEs, FreeRTOS, HAL, CORE-V MCU SDK, etc.





CORE-V™

IDE

ASHLING

EMBECOSM®

OPENHW™

- CORE-V IDE is an open-source development under the SW TG at the OpenHW Group
- Eclipse based IDE for CORE-V development
- Includes the GCC Toolchain for CORE-V
- OpenOCD Debug Support
- “Ready-to-run” examples for Digilent FPGA boards
- Getting started guides

The screenshot shows the Eclipse-based CORE-V IDE interface. It includes several windows:


- Project Explorer:** Shows two projects: "sum\_arm [Ashling Opella-XD ARM Debugging]" and "sum\_riscv [Ashling Opella-XD RISC-V Debugging]".
- Variables:** A table showing variable values: val1=0x0, val2=0x4844d, s=0x4844d.
- Console:** Displays standard output from the debugger.
- Breakpoints:** Shows a breakpoint set on line 11 of sum.c.
- Memory Browser:** Shows memory dump for address 0x14800120.
- Registers:** Shows general registers for the current thread.
- Disassembly:** Shows assembly code for startup.s and calculate\_sum() function.

ECLIPSE  
FOUNDATION

# OpenHW HW Task Group



- Chair: Hugh Pollitt-Smith, CMC Microsystems
- Vice-Chair: Tim Saxe, QuickLogic
- define, develop and support SoC and FPGA based evaluation / development platforms for the cores and IP developed within the OpenHW Group.







# CORE-V™ FPGA Emulation



- CORE-V projects leverage Digilent NexysA7 & Genesys2 FPGA boards for soft-core bring up for both CVE4 and CVA6 Families




ASHLING

Opella LD  
Debug Probe



# CORE-V™ MCU Tapeout 2<sup>nd</sup> half 2022



- Real Time Operating System (e.g. FreeRTOS) capable ~600+MHz CV32E4 MCU
- Embedded FPGA fabric with hardware accelerators from QuickLogic
- Multiple low power peripheral interfaces (SPI, GPIO, I2C, HyperRAM, CAMIF, etc) for interfacing with sensors, displays, and connectivity modules
- Built in 22FDX at 

# Open HW ~2 Years Later Lessons Learned



- Lesson 1 - Permissive use
  - permissive open-source licensing and processes to minimize business and legal risks
- Lesson 2 - IP quality
  - harness community best-in-class design and verification methods and contributions
- Lesson 3 - Roadmap & Ecosystem
  - ensure availability of IDE, RTOS / OS ports, physical design etc. and create a roadmap of cores covering a range of PPA metrics



- OpenHW Group & CORE-V Family of open-source RISC-V cores for use in high-volume production SoCs
  - Visit [www.openhwgroup.org](http://www.openhwgroup.org) for details
  - Visit OpenHW GitHub <https://github.com/openhwgroup> for projects
  - Learn more at [OpenHW TV](#)
- Follow us on Twitter [@openhwgroup](#) & [LinkedIn OpenHW Group](#)