

whisPer: Enhancing MemPool to make an Open and General-Purpose Image Signal Processor

Sergio Mazzola, Samuel Riedel, Matheus Cavalcante, and Luca Benini Integrated Systems Laboratory (IIS), ETH Zürich, Switzerland


The challenge

- Computer vision
- Augmented reality
- Computational photography
- ...and many more
- High computational load
- Real-time constraints
- Tight power envelope
- High data parallelism
- Domain-specific processing

Image Signal Processors (ISPs)

- Highly parallel architectures
- Domain-specific instructions
 - ← gap →
- Domain-specific processing models
- Closed source

The playground: MemPool & Snitch




- Highly parallel (256 rv32ima Snitch) cores)
- Efficiently solves L1 cache sharing
- General-purpose
- High bare-metal programmability
- Open-source

- 1. Snitch DSP ISA extension: whISPer accelerator for efficient image processing in MemPool
- 2. Open-source framework for Snitch ISA extensions development and support

Closing the gap: parallel, general-purpose, open-source, time- and power-efficient image processing


1. Snitch ISA DSP extension & whISPer accelerator

Selected instructions for *image processing*; implementation optimized for **area/performance**, targeting massive *replication* in MemPool




2. Supported by an open-source framework


Based on RISC-V tools; supports whISPer ISA, simplifies further extension and design exploration




Results


whISPer makes MemPool up to 4.6x faster and 3.8x more energy efficient








Baseline









Full whISPer ISA

