Digital hardware design with Clash

Jan Kuper QBayLogic B.V., Enschede jan.kuper@qbaylogic.com

Spring 2022 RISC-V Week, Paris



QBayLogic



- FPGA Design House; FPGA services using Clash
- Clash: Haskell ⇒ VHDL/Verilog compiler; Open source
- Spinoff University of Twente (NL); based on 10 years of research
- Founded in 2016, 2 people; Currently: 14 people

QBayLogic




- FPGA Design House; FPGA services using Clash
- Clash: Haskell ⇒ VHDL/Verilog compiler; Open source
- Spinoff University of Twente (NL); based on 10 years of research
- Founded in 2016, 2 people; Currently: 14 people

Projects


- Processor design (RISC-V)
- Simulations, Control systems (Adaptive cruise control)
- Accelerators (AI, Financial, Satellite communication¹)
- Memory controllers, Communication protocols

¹Bits&Chips, september 2020: Jan Kuper (*QBayLogic*), Joost Kauffman (*Demcon-Focal*) – *High-level FPGA programming for nanosecond timing in terabit communication*
















```
mulAcc: s \rightarrow i \rightarrow (s, o)
mulAcc s (x, y) = (s', z)
where
s' = s + x*y
z = s
Mealy Machine
```

$$mulAcc :: Signal \ dom \ i \rightarrow Signal \ dom \ o$$
 $mulAcc \ xy = z$
 $where$
 $(x,y) = unbundle \ xy$
 $z = register \ 0 \ (z + x*y)$
 $Signal \ function$









```
mulAcc :: s \rightarrow i \rightarrow (s, o)
mulAcc s (x, y) = (s', z)
where
s' = s + x*y
z = s
Mealy Machine
```


mealy ⇒ mu moore

 $mulAcc :: Signal \ dom \ i \rightarrow Signal \ dom \ o$ $mulAcc \ xy = z$ where $(x, y) = unbundle \ xy$ $z = register 0 \ (z + x*y)$

Signal function

- Powerful abstraction mechanisms
- Strong typing system
- Straightforward simulation/test
- Control over hardware details





```
mulAcc :: s \rightarrow i \rightarrow (s, o)

mulAcc s (x, y) = (s', z)

where

s' = s + x*y

z = s
```

mealy ⇒ moore mulAcc :: Signal dom $i \rightarrow S$ ignal dom o

mulAcc xy = zwhere (x, y) = unbundle xy z = register 0 (z + x*y)

Signal function

- Mealy Machine
 - Powerful abstraction mechanisms
 - Strong typing system
 - Straightforward simulation/test
 - Control over hardware details

- Model driven (one language: Haskell)
- Provable correctness
- Software and hardware
- Effective design process

Design process


📮 QBayLogic.

FPGA


 $\mathsf{VHDL}/\mathsf{Verilog}$


Design process











Example: IIR-filter



Medical application; Requirements (a.o.):

- FPGA: 300MHz
- 585 cycles/sample available
- Floating Point
- Number of arithmetical operators minimal

HLS failed ...

Example: IIR-filter



Medical application; Requirements (a.o.):

- FPGA: 300MHz
- 585 cycles/sample available
- Floating Point
- Number of arithmetical operators minimal

HLS failed ...

Results

	Number of	Pipeline
	operators	stages
Multiplier	1	8
Adder	1	11

Taps IIR	Cycles	
6	49	
10	61	
20	78	

Freq: 550MHz

















$$y_n = \frac{1}{a_0} \left(\sum_{i=0}^{N} b_i x_{n-i} - \sum_{j=1}^{M} a_j y_{n-j} \right)$$

$$= c \left(0 \bigoplus b_{0\cdots N} \widehat{*} x_{n\cdots n-N} - 0 \bigoplus a_{0\cdots M-1} \widehat{*} y_{n-1\cdots n-M} \right)$$







IIR: Parameter accumulation



$$y_n = c \left(0 \bigoplus b_{0\dots N} \widehat{*} x_{n\dots n-N} - 0 \bigoplus a_{0\dots M-1} \widehat{*} y_{n-1\dots n-M} \right)$$

IIR: Parameter accumulation

📮 QBayLogic.

$$y_n = c \left(0 \bigoplus b_{0\cdots N} \widehat{*} x_{n\cdots n-N} - 0 \bigoplus a_{0\cdots M-1} \widehat{*} y_{n-1\cdots n-M} \right)$$



$$y_n(xs, ys) = yn : y_{n+1}(xs', ys')$$

Definitions:
$$us \cdot vs = 0 \oplus us \widehat{*} vs$$

 $yn = c (bs \cdot xs - as \cdot ys)$
 $xs' = x_{n+1} + xs$
 $ys' = yn + ys$

Proof of equivalence: induction on n

IIR: Parameter accumulation



$$y_n = c \left(0 \bigoplus b_{0\cdots N} \widehat{*} x_{n\cdots n-N} - 0 \bigoplus a_{0\cdots M-1} \widehat{*} y_{n-1\cdots n-M} \right)$$



$$y_n(xs, ys) = yn : y_{n+1}(xs', ys')$$

Definitions:
$$us \cdot vs = 0 \oplus us \hat{*} vs$$

 $yn = c (bs \cdot xs - as \cdot ys)$
 $xs' = x_{n+1} + \gg xs$
 $ys' = yn + \gg ys$

Proof of equivalence: induction on n

```
us · vs = foldl (+) 0 (zipWith (*) us vs)

yB n (xs,ys) = y : yB (n+1) (xs',ys')
where
    y = c * (bs·xs - as·ys)
    xs' = x (n+1) +>> xs
    ys' = y +>> ys
```

Test: testB = take 40 \$ yB 0 (xs0,ys0)

Model = Golden reference

$$y_n(xs,ys) = yn : y_{n+1}(xs',ys')$$
Definitions: $us \cdot vs = 0 \oplus us \widehat{*} vs$

$$yn = c(bs \cdot xs - as \cdot ys)$$

$$xs' = x_{n+1} + xs$$

$$ys' = yn + ys$$

IIR: Recursor



$$y_n (xs, ys) = yn : y_{n+1} (xs', ys')$$

Definitions:
$$us \cdot vs = 0 \oplus us \hat{*} vs$$

 $yn = c (bs \cdot xs - as \cdot ys)$

$$xs' = x_{n+1} + \gg xs$$

$$ys' = yn + \gg ys$$





$$y^1$$
 (xs, ys) $x_{n+1} = \langle (xs', ys'), yn \rangle$

Definitions:
$$us \cdot vs = 0 \oplus us \widehat{*} vs$$

 $yn = c (bs \cdot xs - as \cdot ys)$
 $xs' = x_{n+1} + \gg xs$
 $ys' = yn + \gg ys$

$$\mathcal{R}\left(y^{1}\right)$$

Proof of equivalence: induction on n

IIR: Recursor



```
y_n(xs, ys) = yn : y_{n+1}(xs', ys')
                                                                             y^1 (xs, ys) x_{n+1} = \langle (xs', ys'), yn \rangle
                                                          one-step
 Definitions: us \cdot vs = 0 + us \hat{*} vs
                                                           function
               yn = c (bs \cdot xs - as \cdot ys)
               xs' = x_{n+1} + \gg xs
               vs' = vn + \gg vs
                                                     Recursor
                                                                                                 \mathcal{R}(y^1)
us \cdot vs = foldl (+) 0 (zipWith (*) us vs)
yC(xs,ys) x = ((xs',ys'), y)
                                                                                  Proof of equivalence: induction on n
          y = c * (bs \cdot xs - as \cdot ys)
                                                                          Test: testC = sim yC (xs0, ys0) (x&[1..40])
          xs' = x +>> xs
         vs' = v +>> vs
                                            sim vC
```

- Mealy Machine ⇒ Hardware
- Translatable to VHDL by Clash
- Structure preserving

```
us · vs = foldl (+) 0 (zipWith (*) us vs)
yC (xs,ys) x = ( (xs',ys') , y )
where
    y = c * (bs·xs - as·ys)
    xs' = x +>> xs
    ys' = y +>> ys
```

:vhdl
:verilog

sim vC


IIR: Architecture



```
yC (xs,ys) x = ( (xs',ys') , y )
where
y = c * (bs · xs - as · ys)
xs' = x +>> xs
ys' = y +>> ys
```


IIR: Architecture






IIR: Architecture





IIR: Linearisation






$$y = c(bs \cdot xs - as \cdot ys)$$

IIR: Linearisation

📮 QBayLogic.



$$y = c (bs \cdot xs - as \cdot ys)$$

$$= c ((bs + -as) \cdot (xs + ys))$$

$$= (c (bs + -as)) \cdot (xs + ys)$$


$$= ps \cdot xys$$

$$= foldl (+) 0 (zipWith (*) ps xys)$$

$$= foldl ((+) \triangleleft (*)) 0 pxys$$


$$= foldl f 0 pxys$$

$$= foldr f 0 pxys$$




IIR: Sequentialising over time






IIR: Sequentialising over time






- Standard transformation
- Standard code patterns

📮 QBayLogic.







Proof: invariant + induction

- Standard transformation
- Standard code patterns
- State machine


📮 QBayLogic.








```
Proof: invariant + induction
```















📮 QBayLogic.










IIR: Pipelining





11/18



IIR: Pipelining







- Pipelined multiplier, adder
- Predefined block (with feedback, priority rules)
 Processes input continuously; various input sequences
- Proven correctness, incl buffer behaviour
- Slightly modified state machine
- Pipeline depth expressable in *type* (*DSignal*, parameterisable)

HDL generation



- Typing: Polymorphic ⇒ monomorphic
- Define *topEntity*
- Commands: :vhdl, :verilog
- Compilation is architecture preserving
- Simulation of VHDL/Verilog: not necessary



Basic types: Bit, Int, Char, Bool

Number types: Unsigned n, Signed n, UFixed m n, SFixed m n, Float

Function types: $a \rightarrow b$

Vector types: Vec n a, BitVector n

Signal types: Signal dom a, DSignal dom d a

Tuples, Records, Algebraic types, ...

Basic types: Bit, Int, Char, Bool

Number types: Unsigned n, Signed n, UFixed m n, SFixed m n, Float

Function types: $a \rightarrow b$

Vector types: Vec n a, BitVector n

Signal types: Signal dom a, DSignal dom d a

Tuples, Records, Algebraic types, ...

head :: $\mathbf{Vec}(n+1) \ a \rightarrow a$

concat :: Vec n (Vec m a) \rightarrow Vec (n*m) a

Basic types: Bit, Int, Char, Bool

Number types: Unsigned n, Signed n, UFixed m n, SFixed m n, Float

Function types: $a \rightarrow b$

Vector types: Vec n a, BitVector n


Signal types: Signal dom a, DSignal dom d a

Tuples, Records, Algebraic types, ...

```
head :: \mathbf{Vec}\ (n+1)\ a \rightarrow a
concat :: \mathbf{Vec}\ n\ (\mathbf{Vec}\ m\ a) \rightarrow \mathbf{Vec}\ (n*m)\ a
```


- Polymorphic type checking (theorem proving) at compile time
- Choose for monomorphic type for translation to VHDL/Verilog





- HOFs ⇒ (for-)loops
- HOFs = structure
- Data dependencies known, no reverse engineering

📮 QBayLogic.




- HOFs ⇒ (for-)loops
- HOFs = structure
- Data dependencies known, no reverse engineering

foldl ::
$$(a \rightarrow b \rightarrow a) \rightarrow a \rightarrow \mathbf{Vec} \ n \ b \rightarrow a$$

scanl ::
$$(a \rightarrow b \rightarrow a) \rightarrow a \rightarrow \textbf{Vec} \ n \ b \rightarrow \textbf{Vec} \ (n+1) \ a$$






- HOFs ⇒ (for-)loops
- HOFs = structure
- Data dependencies known, no reverse engineering


foldl ::
$$(a \rightarrow b \rightarrow a) \rightarrow a \rightarrow \mathbf{Vec} \ n \ b \rightarrow a$$

scanl ::
$$(a \rightarrow b \rightarrow a) \rightarrow a \rightarrow \textbf{Vec} \ n \ b \rightarrow \textbf{Vec} \ (n+1) \ a$$



 $cartProdWith :: (a \rightarrow b \rightarrow c) \rightarrow \mathbf{Vec} \ n \ a \rightarrow \mathbf{Vec} \ m \ b \rightarrow \mathbf{Vec} \ n \ (\mathbf{Vec} \ m \ c)$


📮 QBayLogic.



- HOFs ⇒ (for-)loops
- HOFs = structure
- Data dependencies known, no reverse engineering

foldl ::
$$(a \rightarrow b \rightarrow a) \rightarrow a \rightarrow \mathbf{Vec} \ n \ b \rightarrow a$$


scanl ::
$$(a \rightarrow b \rightarrow a) \rightarrow a \rightarrow \textbf{Vec} \ n \ b \rightarrow \textbf{Vec} \ (n+1) \ a$$




$$cartProdWith :: (a \rightarrow b \rightarrow c) \rightarrow \mathbf{Vec} \ n \ a \rightarrow \mathbf{Vec} \ m \ b \rightarrow \mathbf{Vec} \ n \ (\mathbf{Vec} \ m \ c)$$

Matrix multiplication: $m_0 \times m_1 = cartProdWith (\bullet) m_0 (transpose m_1)$







Provable loop transformations








Provable loop transformations




result = foldl f a vs





result = foldl (foldl f) a vss






Provable loop transformations











Provable loop transformations





associative, commutative, neutral element

result = foldl f a pts

📮 QBayLogic.

Algebraic types: Constructors + Arguments

📮 QBayLogic.

Algebraic types: *Constructors* + *Arguments*

```
type PC = Unsigned 8
type Nmbr = Signed 32
type Addr = Unsigned 10

data Instruction = Write Addr Nmbr
| Move Addr Addr
| Add Addr Addr Addr
| Pred Addr Addr
| Eq0 Addr
| Jump PC
| CJump PC
| Stop
```

📮 QBayLogic.

Algebraic types: *Constructors* + *Arguments*

```
type PC
type Nmbr
type Addr

data Instruction

| Write Addr Nmbr
| Move Addr Addr
| Add Addr Addr Addr
| Pred Addr Addr
| Fq0 Addr
| Jump PC
| CJump PC
| Stop
```

Add 4 5 12 CJump 8

📮 QBayLogic.

Algebraic types: *Constructors* + *Arguments*

type PC = Unsigned 8
type Nmbr = Signed 32
type Addr = Unsigned 10

data Instruction = Write Addr Nmbr
| Move Addr Addr
| Add Addr Addr Addr
| Pred Addr Addr
| Eq0 Addr
| Jump PC
| CJump PC
| Stop

- Embedded language = (algebraic) data type
- Readability; Pattern matching
- Processors, State machines, Routers, Protocols
- Default bit en-/decoding by Clash; customisation possible

Add 4 5 12

CJump 8

📮 QBayLogic.

Algebraic types: *Constructors* + *Arguments*

```
type PC = Unsigned 8
type Nmbr = Signed 32
type Addr = Unsigned 10

data Instruction = Write Addr Nmbr
| Move Addr Addr
| Add Addr Addr Addr
| Pred Addr Addr
| Eq0 Addr
| Jump PC
| CJump PC
| Stop
```

Add 4 5 12 CJump 8

```
• Embedded language = (algebraic) data type
```

- Readability; Pattern matching
- Processors, State machines, Routers, Protocols
- Default bit en-/decoding by Clash; customisation possible

```
Semantics, specification:  \textit{instrSem instr} :: \textit{State} \rightarrow \textit{State}
```



Algebraic types: *Constructors* + *Arguments*

```
type PC = Unsigned 8
type Nmbr = Signed 32
type Addr = Unsigned 10

data Instruction = Write Addr Nmbr
| Move Addr Addr
| Add Addr Addr Addr
| Pred Addr Addr
| Eq0 Addr
| Jump PC
| CJump PC
| Stop
```

Add 4 5 12 CJump 8

```
• Embedded language = (algebraic) data type
```

- Readability; Pattern matching
- Processors, State machines, Routers, Protocols
- Default bit en-/decoding by Clash; customisation possible

```
Semantics, specification: instrSem\ instr::\ State \rightarrow State instrSem::\ Instruction \rightarrow State \rightarrow State
```

Instructions: specification




```
type Mem = Vec 1024 Nmbr

type State = (Mem, PC)
```

Instructions: specification





Instructions: specification



```
instrSem :: Instruction -> State -> State
                  instrSem instr (mem,pc) = case instr of
                                                              mem
                                                                                           рc
                                                          -> ( mem <~ (z. n
                                             Write z n
                                                                                        ) pc+1
                                                          -> ( mem <~ (z, mem!!a
                                             Move a z
                                                                                        ), pc+1
type Mem
                  Vec 1024 Nmbr
                                             Pred a z
                                                          -> ( mem <~ (z, mem!!a - 1
                                                                                        ), pc+1
type State
                 (Mem, PC)
                                             Ea0
                                                          -> ( mem <~ (0, mem!!a === 0
                                             Jump i
                                                          -> ( mem
type Program
                      Instruction ]
                                             CJump i
                                                          -> ( mem
                                                                                               mem!!0 == 1
                                                                                           then i
                                                                                           else pc+1
                                                            ( mem
                                             End
                                                                                          рс
```

fibTest 6

(<0.0.0.0.0.0>0)

```
(<0,6,0,0,0>,1)
                                                                                             (<0.6.1,0,0>,2)
                                                                                             (<0,6,1,0,0>,3)
                     instrSem :: Instruction -> State -> State
                                                                                             (<0.6.1.0.0>.4)
                                                                                             (<0.6.1.0.0>.5)
                     instrSem instr (mem.pc) = case instr of
                                                                                            (<0,6,1,0,1>,6)
                                                                                                               l-----
                                                                                            (<0,6,1,1,1>,7)
                                                                          mem
                                                                                             (<0,6,1,1,1>,8)
                                                                                             (<0.5.1.1.1>.9)
                                                     Write z n
                                                                       ( mem <~ (z. n
                                                                                            (<0.5.1.1.1>.3)
                                                     Move a z
                                                                       ( mem <~ (z, mem!
                                                                                            (<0,5,1,1,1>,4)
                                                                                            (<0.5.1.1.1>.5)
type Mem
                     Vec 1024 Nmbr
                                                                                            (<0.5.1.1.2>.6)
                                                            a b z
                                                                    -> ( mem <~ (z, mem
                                                                                             (<0.5.1.1.2>.7)
                                                     Pred
                                                                       ( mem <~ (z, mem
                                                                                            (<0.5.2.1.2>.8)
type State
                     (Mem, PC)
                                                                                            (<0.4.2.1.2>.9)
                                                                                            (<0,4,2,1,2>,3)
                                                     Ea0
                                                                    -> ( mem <~ (0. mem
                                                                                             (<0,4,2,1,2>,4)
                                                                                            (<0,4,2,1,2>,5)
                                                     Jump i
                                                                     -> ( mem
                                                                                            (<0,4,2,1,3>,6)
type Program
                          Instruction ]
                                                     CJump i
                                                                       ( mem
                                                                                            (<0.4.2.2.3>.7)
                                                                                             (<0.4.3.2.3>.8)
                                                                                            (<0.3.3.2.3>.9)
                                                                                                                 pc+1
                                                                                            (<0.3.3.2.3>.3)
                                                                                             (<0.3.3.2.3>.4)
                                                                       ( mem
                                                                                             (<0.3.3.2.3>.5)
                                                     End
                                                                                             (<0,3,3,3,5>,7)
                                                                                            (<0.3.5.3.5>.8)
                                                                                            (<0,2,5,3,5>,9)
                     fibProg :: Nmbr -> Program
                                                                                             (<0,2,5,3,5>,3)
                                                                                             (<0.2.5.3.5>.4)
                     fibProg n = [ Write 0 0
                                                                                             (<0.2.5.3.8>.6)
                                    . Write 1 n
                                                                  fibTest 6
                                                                                            (<0.2.5.5.8>.7)
                                    . Write 2 1
                                                                                            (<0,2,8,5,8>,8)
                                    . Write 3 0
                                                                                            (<0.1.8.5.8>.9)
                                                                                            (<0.1.8.5.8>.3)
                                    . Eq0
                                                                                            (<0,1,8,5,8>,4)
                                    . CJump 11
                                                                                             (<0,1,8,5,8>,5)
                                             2 3 4
                                                                                             (<0.1.8.5.13>.6)
                                    , Move
                                                                                            (<0.1.8.8.13>.7)
                                                                                            (<0.1,13,8,13>,8)
                                    . Move 4 2
                                                                                            (<0.0.13.8.13>.9)
                                    . Pred
                                                                                             (<0.0.13.8.13>.3)
                                                                                            (<1.0.13.8.13>.4)
                                    . Jump
                                                                                            (<1.0.13.8.13>.10)
                                    . End
```



Dr. Gergö Érdi: Retrocomputing with Clash – Haskell for FPGA Hardware Design, https://gergo.erdi.hu/retroclash/, December 2021



Thank you

jan.kuper@qbaylogic.com
 qbaylogic.com

RISC-V Week 2022 Digital hardware design in Clash 18/18