

State of the Union

8

The Road Ahead

Spring 2022 RISC-V Week

Mark Himelstein CTO, RISC-V



What we will discuss today

- 2021
- How we did it?
- 2022





More than 12,000,000,000 RISC-V cores deployed for profit!



16 ratified ISA Specifications Consisting of 44 Extensions!



10 Committees, 17 SIGs 19 Task Groups





Scalable Organization

> Acceptance Criteria

Prioritization

PROGRESS!!

Leadership

Continuous Improvement

> Contributor Culture




Why RISC-V?

- Cost
- Flexibility
- Ecosystem
- Our position in History
- EDA Renaissance
- Pride of Ownership





Technical Organization



Privileged Software HC

Components	Interfaces	Operating Systems	Platforms	
Hypervisors SIG	Plat & FW Services SIG	Operating Systems SIG	Platform SIG	
Platform Security SIG	psABI TG (2022)	Android SIG	OS-A SEE TG	
Unified Discovery TG	UEFI VTG	Linux/Rich OS SIG	OS-A PlatformTG	
IOPMP TG	SBI VTG	RTOS SIG	OS-A PCT TG	
AIA TG	ACPI SIG	Distro Tools SIG		
IOMMU TG	SBI SIG		RVM-CSI TG	
Secure Boot TG	AP-TEE TG		RVM-CSI PCT TG	
PLIC VTG				





Applications & Tools HC

Applications	Libraries	Runtimes	Tools	
Android Applications SIG	AI/ML SIG	Managed Runtime SIG	Toolchains SIG	
Web Applications Stack SIG	Graphics SIG	Graphics SIG JIT/VM SIG		
Database Apps Stack SIG	HPC SIG	ABI SIG	Code Size TG	
			Performance Analysis SIG	
Secure Applications (TEE?)	Audio & Video Codecs		QEMU SIG	
Big Data SIG	Crypto Libraries		Perf Modelling SIG	
	DSP Libraries			
	SW Security SIG			





SOC Infrastructure HC

Security HC

IOMMU TG

IOPMP TG

SMPU TG

TODO

- Strategy
- Platform Interrupts
- Power Management Infrastructure

Debug & Trace SIG

E-Trace Code

Debug 0.1X

Debug revision TG

E-Trace Data TG

Nexus TG

RAS SIG

Functional Safety SIG

QOS SIG

E2E Data Integrity SIG

Error recording, reporting, isolation SIG

TODO

- Diagnosability
- Recoverability
- Data poisoning containment
- PCle error reporting

Crypto Vector TG

Crypto GOST-R TG

Security Model TG

Security Response SIG

Blockchain SIG

Control Flow Integrity SIG

Microarchitecture Side Channel SIG

Trusted Computing SIG

AP-TEE TG

Secure Boot TG

Memory Safety SIG

IOPMP TG

SMPU TG





ISA Infrastructure HC

Formal Specification
Strategy
Architecture Tests
Strategy

Architecture Tests SIG

Simulators SIG

Documentation SIG

C/I Regression Tests SIG

Performance Modeling SIG

Golden Model SIG

Technology Sectors HC

Embedded SIG

Data Center SIG

Fast Interrupts TG

Code Size TG

psABI TG

Packed SIMD TG

Debug TG

HPC SIG

TODO

- Networking
- Wireless
- Edge
- Automotive
 Embedded

Implementation Virtual HC

Final Cost/Benefit/ Completeness Checks by SW & Unpriv & Priv Committee chairs

Done
TODO
Active
Dotted line



Backlog

- Profiles
- Platforms
 - Supervisor Execution environment
 - Dependencies: Discovery, Debug, AIA, PLIC, IOMMU, ACLINT, CLIC, EABI, psABI, Watchdog, Arch Test Requirements
- ISA extensions
 - CSR, P, Zc, Zvfh, AlA, bfloat16, security, crypto vector, priv leftovers, Fast Interrupts
 - Never ratified but widely used: Ztso, PLIC, Zicntr, Zihpm



Beyond the Backlog


- Automotive
 - AGL & Yocto & Realtime
 - Functional Safety (ASIL, ISO 26262)
- Datacenter
 - Databases
 - Accelerators
 - Graphics & ML/AI/NLP
 - Matrix Ops
 - Emulation Support
 - x86, Arm
 - Virtualization
 - Smart NICs

- ISA Gaps
 - RV32E, RV64E, RV128I
 - Software Ecosystem Libraries
 - Android
- Security
 - o uArch
 - Robustness
 - Security Model
 - Ecosystem
- Ecosystem
 - 3rd party ISVs (e.g. VMware or OracleDB)
 - Libraries (security, graphics, etc.)
 - **Distros**



Rich RISC-V Ecosystem Available Today

Training Research **Buildbot** Simulators ompilers Tools



Performant Debuggable Secure

Services


Reliable,

Serviceable,

Diagnosable

Implementation Design & Microarchitecture

Software Stack Examples









ISA Committees Roadmap (Priv & Unpriv)







Roadmap: Tools & Performance



Roadmap: Platforms




Roadmap: Applications



Security HC - Roadmap






Security Planned Specifications



	CY22-Q1	CY22-Q2	CY22-Q3	CY22-Q4	CY23-Q ²	1 CY23-Q2	CY23-Q3	CY23-Q4
Security Model (non-ISA)	Inception	Plan	Develop	Freeze	Rat-Ready			
AP-TEE (ISA + non-ISA)	Incept	tion	Plan	Deve	elop	Free	eze	at-Ready
CFI (ISA)	Inception	Plan	Dev	/elop	Freez	ze Rat-R	Ready	
Vector crypto (ISA)		Devel	lop		Freeze	Rat-Ready	y	
GOST-R scalar crypto (ISA)	Incept	ion Plan	Devel	op Fr	eeze	Rat-Ready		
S-mode MPU (ISA)	Incep	otion Pla	n Dev	relop	Freeze	Rat-Ready		
IOPMP (non-ISA)	Inception	n Pla	ın [)evelop	Freez	ze Rat-F	Ready	
uSC leakage (ISA)		Inception		Plan		Develop		Freeze


SoC HC - Roadmap





ISA Infra HC Roadmap





TG Work

SIG Work

Ratification

Call To Action!

Join!
Contribute!
Make History!
#riscveverywhere





Thank You!



