


# Variability-aware Deep Sub-Micron Low-Energy Designs for IoT RISC-V Processors

Bob Vanhoof, Clara Nieto Taladriz, Wim Dehaene


MICAS, Department of Electrical Engineering (ESAT), KU Leuven

## IoT minimum energy consequences




## Timing variability

**Solution:** Remove margins by detecting the Point of First Failure (PoFF) via in-situ time monitoring




### Strategy: RISC-V with Completion Detection (CD)


1. Determine the detection window  $T_{win}$  via the error-rate estimation of the timing error PDFs.



3. OR the TDs output. Find semi-optimal placement for DYN-OR gates based on the TDs physical location.




2. Identify the critical cells according to  $T_{win}$  and place a transition detector (TD) next to them.




4. Error correction integration. This works: clock gating/stretching.


### Strategy: RISC-V with Endpoint detection (ED)



#### 1. Choose: error detection or error prediction.



2. Determine the number of monitors to insert and their detection window (DW) size.  
3. OR TDs output based on the physical location.  
4. Error correction? If prediction no needed.




### Strategy: Block-oriented Endpoint detection

Target: Register File, as its power consumption is 47.5% of the RISC-V total consumption.


## Static Noise Margin in memory cells

**Strategy:** Replica monitors in each local block for individual block compensation, controlled by RISC-V


### SYSTEM OVERVIEW



### SNM MEASUREMENT



### 3a. Sweep ground lift




### 3b. Sweep bulks



### 3c. SNM in all LB's



### 4a. Proposed interrupt routine for the RISC-V core




### Alternative strategy: Forward Error Correction

## RISC-V error processor


### Proposal: Integrated error processor for timing and retention errors

Use already present building blocks:

- 1) RISC-V interrupt handler :
  - to boost the core voltage when timing errors occur
  - to periodically check the status of the SRAM
- 2) ADC/DAC pair: test of the SRAM monitors



### Results for timing detection



Margin overhead 3.9pJ/cycle (33%) 78% Reclaimed!

