

Digital hardware design with *Clash*

Jan Kuper

QBayLogic B.V., Enschede

`jan.kuper@qbaylogic.com`

Spring 2022 RISC-V Week, Paris




- FPGA Design House; FPGA services — using *Clash*
- *Clash*: *Haskell* \Rightarrow *VHDL/Verilog* compiler; Open source
- Spinoff University of Twente (NL); based on 10 years of research
- Founded in 2016, 2 people; Currently: 14 people


- FPGA Design House; FPGA services — using *Clash*
- *Clash*: *Haskell* \Rightarrow *VHDL/Verilog* compiler; Open source
- Spinoff University of Twente (NL); based on 10 years of research
- Founded in 2016, 2 people; Currently: 14 people

Projects

- Processor design (RISC-V)
- Simulations, Control systems (Adaptive cruise control)
- Accelerators (AI, Financial, Satellite communication¹)
- Memory controllers, Communication protocols

¹Bits&Chips, september 2020: Jan Kuper (*QBayLogic*), Joost Kauffman (*Demcon-Focal*) – *High-level FPGA programming for nanosecond timing in terabit communication*






$mulAcc :: s \rightarrow i \rightarrow (s, o)$

Mealy Machine

$mulAcc :: \text{Signal dom } i \rightarrow \text{Signal dom } o$

Signal function



$mulAcc :: s \rightarrow i \rightarrow (s, o)$

$mulAcc\ s\ (x, y) = (s', z)$

where

$s' = s + x * y$

$z = s$

Mealy Machine

$mulAcc :: Signal\ dom\ i \rightarrow Signal\ dom\ o$


$mulAcc\ xy = z$

where

$(x, y) = unbundle\ xy$

$z = register\ 0\ (z + x * y)$

Signal function



$mulAcc :: s \rightarrow i \rightarrow (s, o)$

$mulAcc\ s\ (x, y) = (s', z)$

where

$s' = s + x * y$

$z = s$

Mealy Machine

mealy
 \implies
moore

$mulAcc :: \text{Signal dom } i \rightarrow \text{Signal dom } o$


$mulAcc\ xy = z$

where

$(x, y) = \text{unbundle } xy$

$z = \text{register } 0\ (z + x * y)$

Signal function



$mulAcc :: s \rightarrow i \rightarrow (s, o)$

$mulAcc\ s\ (x, y) = (s', z)$

where

$s' = s + x * y$

$z = s$

Mealy Machine

mealy
 \Rightarrow
moore

$mulAcc :: Signal\ dom\ i \rightarrow Signal\ dom\ o$

$mulAcc\ xy = z$


where

$(x, y) = unbundle\ xy$

$z = register\ 0\ (z + x * y)$

Signal function

- Powerful abstraction mechanisms
- Strong typing system
- Straightforward simulation/test
- Control over hardware details



$mulAcc :: s \rightarrow i \rightarrow (s, o)$

$mulAcc\ s\ (x, y) = (s', z)$

where

$s' = s + x * y$

$z = s$

Mealy Machine

mealy
 \Rightarrow
moore

$mulAcc :: \text{Signal dom } i \rightarrow \text{Signal dom } o$

$mulAcc\ xy = z$

where

$(x, y) = \text{unbundle } xy$


$z = \text{register } 0\ (z + x * y)$


Signal function


- Powerful abstraction mechanisms
- Strong typing system
- Straightforward simulation/test
- Control over hardware details
- Model driven (one language: Haskell)
- Provable correctness
- Software *and* hardware
- Effective design process

FPGA

VHDL/Verilog







Medical application; Requirements (a.o.):

- FPGA: 300MHz
- 585 cycles/sample available
- Floating Point
- Number of arithmetical operators minimal

HLS failed ...

Medical application; Requirements (a.o.):

- FPGA: 300MHz
- 585 cycles/sample available
- Floating Point
- Number of arithmetical operators minimal

HLS failed ...

Results

	Number of operators	Pipeline stages
Multiplier	1	8
Adder	1	11

Taps IIR	Cycles
6	49
10	61
20	78

Freq: 550MHz









$$y_n = \frac{1}{a_0} \left(\sum_{i=0}^N b_i x_{n-i} - \sum_{j=1}^M a_j y_{n-j} \right)$$



$$y_n = \frac{1}{a_0} \left(\sum_{i=0}^N b_i x_{n-i} - \sum_{j=1}^M a_j y_{n-j} \right)$$

⋮

$$= c \left(0 \oplus b_{0 \dots N} \hat{*} x_{n \dots n-N} - 0 \oplus a_{0 \dots M-1} \hat{*} y_{n-1 \dots n-M} \right)$$



$$y_n = \frac{1}{a_0} \left(\sum_{i=0}^N b_i x_{n-i} - \sum_{j=1}^M a_j y_{n-j} \right)$$

⋮

$$= c \left(0 \oplus b_{0 \dots N} \hat{*} x_{n \dots n-N} - 0 \oplus a_{0 \dots M-1} \hat{*} y_{n-1 \dots n-M} \right)$$

```

yA n | n < 0      = 0
      | otherwise = c * ( foldl (+) 0 (zipWith (*) (b&[0..nn]) (x&[n,n-1..n-nn]))
                          - foldl (+) 0 (zipWith (*) (a&[0..mm-1]) (yA&[n-1,n-2..n-mm]))
                          )
    
```



$$y_n = \frac{1}{a_0} \left(\sum_{i=0}^N b_i x_{n-i} - \sum_{j=1}^M a_j y_{n-j} \right)$$

⋮

$$= c \left(0 \oplus b_{0 \dots N} \hat{*} x_{n \dots n-N} - 0 \oplus a_{0 \dots M-1} \hat{*} y_{n-1 \dots n-M} \right)$$

- Word-for-word translation
- Haskell = Math
- Executable

Test: `testA = yA&[0..40]`

Slow!

```

yA n | n < 0      = 0
      | otherwise = c * ( foldl (+) 0 (zipWith (*) (b&[0..nn]) (x&[n,n-1..n-nn]))
                          - foldl (+) 0 (zipWith (*) (a&[0..mm-1]) (yA&[n-1,n-2..n-mm])) )
    
```

$$y_n = c \left(0 \oplus b_{0 \dots N} \hat{*} x_{n \dots n-N} - 0 \oplus a_{0 \dots M-1} \hat{*} y_{n-1 \dots n-M} \right)$$

$$y_n = c \left(0 \oplus b_{0 \dots N} \hat{*} x_{n \dots n-N} - 0 \oplus a_{0 \dots M-1} \hat{*} y_{n-1 \dots n-M} \right)$$



$$y_n(xs, ys) = y_n : y_{n+1}(xs', ys')$$

Definitions: $us \cdot vs = 0 \oplus us \hat{*} vs$

$$y_n = c \left(bs \cdot xs - as \cdot ys \right)$$

$$xs' = x_{n+1} \vdash \gg xs$$

$$ys' = y_n \vdash \gg ys$$

Proof of equivalence: induction on n

$$y_n = c \left(0 \oplus b_{0 \dots N} \hat{*} x_{n \dots n-N} - 0 \oplus a_{0 \dots M-1} \hat{*} y_{n-1 \dots n-M} \right)$$



$$y_n (xs, ys) = y_n : y_{n+1} (xs', ys')$$

Definitions: $us \cdot vs = 0 \oplus us \hat{*} vs$

$$y_n = c (bs \cdot xs - as \cdot ys)$$

$$xs' = x_{n+1} \mapsto xs$$

$$ys' = y_n \mapsto ys$$

Proof of equivalence: induction on n

```
us · vs = foldl (+) 0 (zipWith (*) us vs)
```

```
yB n (xs,ys) = y : yB (n+1) (xs',ys')
```

where

```
y = c * (bs·xs - as·ys)
```

```
xs' = x (n+1) ++> xs
```

```
ys' = y ++> ys
```

Test: `testB = take 40 $ yB 0 (xs0,ys0)`

Model = Golden reference

$$y_n (xs, ys) = y_n : y_{n+1} (xs', ys')$$

Definitions: $us \cdot vs = 0 \oplus us \hat{*} vs$

$$y_n = c (bs \cdot xs - as \cdot ys)$$

$$xs' = x_{n+1} \vdash\gg xs$$

$$ys' = y_n \vdash\gg ys$$

$$y_n (xs, ys) = y_n : y_{n+1} (xs', ys')$$

Definitions: $us \cdot vs = 0 \oplus us \hat{*} vs$

$$y_n = c (bs \cdot xs - as \cdot ys)$$

$$xs' = x_{n+1} \vdash\!\!\!\gg xs$$

$$ys' = y_n \vdash\!\!\!\gg ys$$

*one-step
function*



Recursor



$$y^1 (xs, ys) x_{n+1} = \langle (xs', ys'), y_n \rangle$$

Definitions: $us \cdot vs = 0 \oplus us \hat{*} vs$

$$y_n = c (bs \cdot xs - as \cdot ys)$$

$$xs' = x_{n+1} \vdash\!\!\!\gg xs$$

$$ys' = y_n \vdash\!\!\!\gg ys$$

$\mathcal{R}(y^1)$

Proof of equivalence: induction on n

$$y_n (xs, ys) = y_n : y_{n+1} (xs', ys')$$

Definitions: $us \cdot vs = 0 \oplus us \hat{*} vs$

$$y_n = c (bs \cdot xs - as \cdot ys)$$

$$xs' = x_{n+1} \dashv\gg xs$$

$$ys' = y_n \dashv\gg ys$$

one-step
function



Recursor



$$y^1 (xs, ys) x_{n+1} = \langle (xs', ys'), y_n \rangle$$

Definitions: $us \cdot vs = 0 \oplus us \hat{*} vs$

$$y_n = c (bs \cdot xs - as \cdot ys)$$

$$xs' = x_{n+1} \dashv\gg xs$$

$$ys' = y_n \dashv\gg ys$$

$\mathcal{R}(y^1)$

```
us · vs = foldl (+) 0 (zipWith (*) us vs)
```

```
yC (xs,ys) x = ( (xs',ys') , y )
```

where

```
y = c * (bs·xs - as·ys)
```

```
xs' = x >>> xs
```

```
ys' = y >>> ys
```

Proof of equivalence: induction on n

Test: `testC = sim yC (xs0,ys0) (x&[1..40])`

sim yC

- Mealy Machine \Rightarrow Hardware
- Translatable to VHDL by *Clash*
- Structure preserving

```
us · vs = foldl (+) 0 (zipWith (*) us vs)
yC (xs,ys) x = ( (xs',ys') , y )
  where
    y  = c * (bs·xs - as·ys)
    xs' = x >>> xs
    ys' = y >>> ys
```

```
sim yC
```

```
:vhd1
:verilog
```

```
yC (xs,ys) x = ( (xs',ys') , y )  
  where  
    y    = c * (bs·xs - as·ys)  
    xs'  = x +>> xs  
    ys'  = y +>> ys
```



```
us · vs = foldl (+) 0 (zipWith (*) us vs)
```

```


yC (xs,ys) x = ( (xs',ys') , y )
  where
    y  = c * (bs·xs - as·ys)
    xs' = x +>> xs
    ys' = y +>> ys
    
```

```

us · vs = foldl (+) 0 (zipWith (*) us vs)
    
```



Dot product:



```
yC (xs,ys) x = ( (xs',ys') , y )
```



where

```
y = c * (bs·xs - as·ys)
```



```
xs' = x >>> xs
```

```
ys' = y >>> ys
```

```
us · vs = foldl (+) 0 (zipWith (*) us vs)
```




Dot product:




Performance characteristics:


- Area: many adders, multipliers
- Clock: longest path

⇒ Optimisations needed




$$y = c(bs \cdot xs - as \cdot ys)$$




$$\begin{aligned}
 y &= c (bs \cdot xs - as \cdot ys) \\
 &= c ((bs ++ -as) \cdot (xs ++ ys)) \\
 &= (c (bs ++ -as)) \cdot (xs ++ ys) \\
 &= ps \cdot xys \\
 &= \text{foldl } (+) \ 0 \ (\text{zipWith } (*) \ ps \ xys) \\
 &= \text{foldl } ((+) \triangleleft (*)) \ 0 \ pxys \\
 &= \text{foldl } f \ 0 \ pxys \\
 &= \text{foldr } f \ 0 \ pxys
 \end{aligned}$$


IIR: Sequentialising over time




IIR: Sequentialising over time



- Standard transformation
- Standard code patterns

IIR: Sequentialising over time




	s	ps	xs	ys	acc	$outp$
Idle	(1)	—	(2)	—	—	—
Calc	(3)	$p_\ell \vdash ps$	(4)	$x_\ell \vdash ys$	(5)	—
Ready	Idle	—	—	$acc^\bullet \vdash ys$	0	acc

inp	(1)	(2)	y_ℓ	(3)	(4)	(5)
x	Calc	$x^\circ \vdash xs$	y^\bullet	Calc	$y^\bullet \vdash xs$	$acc + p_\ell * y$
—	Idle	—	y°	Ready	$y^\bullet \vdash xs$	$acc + p_\ell * y$

Proof: invariant + induction

- Standard transformation
- Standard code patterns
- State machine

IIR: Sequentialising over time



	s	ps	xs	ys	acc	outp
Idle	(1)	—	(2)	—	—	—
Calc	(3)	$p_\ell \triangleright ps$	(4)	$x_\ell \triangleright ys$	(5)	—
Ready	Idle	—	—	$acc^\bullet \triangleright ys$	0	acc

Proof: invariant + induction

inp	(1)	(2)	y_ℓ	(3)	(4)	(5)
x	Calc	$x^\circ \triangleright xs$	y^\bullet	Calc	$y^\bullet \triangleright xs$	$acc + p_\ell * y$
—	Idle	—	y°	Ready	$y^\bullet \triangleright xs$	$acc + p_\ell * y$


```

yCseq (s,ps,xs,ys,acc) inp = ((s',ps',xs',ys',acc'), outp )
  where
    ( s' , ps' , xs' , ys' , acc' , outp )
    = case s of
      -----
      Idle -> ( s_ , ps , xs_ , ys , acc , Nothing ) where (
        s_ , xs_ ) = case inp of
          -----
          Just x -> ( Calc , New x +>> xs )
          Nothing -> ( Idle , xs )

      Calc -> ( s_ , p+>>ps, Prev y +>> xs, last xs +>> ys , acc+p*y, Nothing ) where p = last ps
        ( s_ , y ) = case last ys of
          -----
          Prev v -> ( Calc , v )
          New v -> ( Ready, v )

      Ready -> ( Idle, ps , xs , Prev acc +>> ys, 0 , Just acc )
    
```

IIR: Sequentialising over time



	s	ps	xs	ys	acc	outp
Idle	(1)	—	(2)	—	—	—
Calc	(3)	$p_\ell \Rightarrow ps$	(4)	$x_\ell \Rightarrow ys$	(5)	—
Ready	Idle	—	—	$acc^\bullet \Rightarrow ys$	0	acc

Proof: invariant + induction

inp	(1)	(2)	y_ℓ	(3)	(4)	(5)
x	Calc	$x^\circ \Rightarrow xs$	y^\bullet	Calc	$y^\bullet \Rightarrow xs$	$acc + p_\ell * y$
—	Idle	—	y°	Ready	$y^\bullet \Rightarrow xs$	$acc + p_\ell * y$

```
yCseq (s,ps,xs,ys,acc) inp = ((s',ps',xs',ys',acc'), outp )
```

where

```
(
  = case s of
    Idle -> ( s_ , ps , xs_ , ys , acc , Nothing )
    Calc -> ( s_ , p>>>ps, Prev y >>> xs, last xs >>> ys , acc+p*y, Nothing )
    Ready -> ( Idle, ps , xs , Prev acc >>> ys, 0 , Just acc )
```


where (

```
= case inp of
  Just x -> ( Calc , New x >>> xs
  Nothing -> ( Idle , xs
```

where p = last ps

```
(
  = case last ys of
    Prev v -> ( Calc , v
    New v -> ( Ready, v
```

IIR: Sequentialising over time



	s	ps	xs	ys	acc	outp
Idle	(1)	—	(2)	—	—	—
Calc	(3)	$p_\ell \triangleright ps$	(4)	$x_\ell \triangleright ys$	(5)	—
Ready	Idle	—	—	$acc^\bullet \triangleright ys$	0	acc

Proof: invariant + induction

inp	(1)	(2)	y_ℓ	(3)	(4)	(5)
x	Calc	$x^\circ \triangleright xs$	y^\bullet	Calc	$y^\bullet \triangleright xs$	$acc + p_\ell * y$
—	Idle	—	y°	Ready	$y^\bullet \triangleright xs$	$acc + p_\ell * y$

Test: `testCseq = ...`

```
yCseq (s,ps,xs,ys,acc) inp = ((s',ps',xs',ys',acc'), outp )
  where
```

	s'	ps'	xs'	ys'	acc'	outp
Idle	s_-	ps	xs ₋	ys	acc	Nothing
Calc	s_-	$p \triangleright ps$	$Prev\ y \triangleright xs$	$last\ xs \triangleright ys$	$acc + p * y$	Nothing
Ready	Idle	ps	xs	$Prev\ acc \triangleright ys$	0	Just acc


where (



inp	s ₋	xs ₋
Just x	Calc	$New\ x \triangleright xs$
Nothing	Idle	xs

where p = last ps

last ys	s ₋	y
Prev v	Calc	v
New v	Ready	v

IIR: Pipelining





- Pipelined multiplier, adder
- Predefined block (with feedback, priority rules)
Processes input continuously; various input sequences
- Proven correctness, incl buffer behaviour
- Slightly modified state machine
- Pipeline depth expressable in type (*DSignal*, parameterisable)

- Typing: Polymorphic \Rightarrow monomorphic
- Define *topEntity*
- Commands: :vhdl, :verilog
- Compilation is architecture preserving
- Simulation of VHDL/Verilog: not necessary

Basic types: **Bit**, **Int**, **Char**, **Bool**

Number types: **Unsigned** n , **Signed** n , **UFixed** $m\ n$, **SFixed** $m\ n$, **Float**

Function types: $a \rightarrow b$

Vector types: **Vec** $n\ a$, **BitVector** n

Signal types: **Signal** $dom\ a$, **DSignal** $dom\ d\ a$

Tuples, Records, Algebraic types, ...

Basic types: **Bit**, **Int**, **Char**, **Bool**

Number types: **Unsigned** n , **Signed** n , **UFixed** $m\ n$, **SFixed** $m\ n$, **Float**

Function types: $a \rightarrow b$

Vector types: **Vec** $n\ a$, **BitVector** n

Signal types: **Signal** $dom\ a$, **DSignal** $dom\ d\ a$

Tuples, Records, Algebraic types, ...

```
head     :: Vec  $(n+1)\ a \rightarrow a$ 
```

```
concat   :: Vec  $n\ (\text{Vec } m\ a) \rightarrow \text{Vec } (n*m)\ a$ 
```

Basic types: **Bit**, **Int**, **Char**, **Bool**

Number types: **Unsigned** n , **Signed** n , **UFixed** $m\ n$, **SFixed** $m\ n$, **Float**

Function types: $a \rightarrow b$


Vector types: **Vec** $n\ a$, **BitVector** n

Signal types: **Signal** $dom\ a$, **DSignal** $dom\ d\ a$


Tuples, Records, Algebraic types, ...

```
head     :: Vec  $(n+1)\ a \rightarrow a$   
concat :: Vec  $n\ (\mathbf{Vec}\ m\ a) \rightarrow \mathbf{Vec}\ (n*m)\ a$ 
```


- Polymorphic type checking (theorem proving) at compile time
- Choose for monomorphic type for translation to VHDL/Verilog




iterate n f a




foldl f a xs




map f xs



zipWith f xs ys




scanl f a xs




mapAccumL f a xs


- HOFs \Rightarrow (for-)loops
- HOFs = structure
- Data dependencies known, no reverse engineering




iterate n f a




foldl f a xs




map f xs



zipWith f xs ys



scanl f a xs










mapAccumL f a xs

- HOFs \Rightarrow (for-)loops
- HOFs = structure
- Data dependencies known, no reverse engineering

foldl :: $(a \rightarrow b \rightarrow a) \rightarrow a \rightarrow \mathbf{Vec} \ n \ b \rightarrow a$

scanl :: $(a \rightarrow b \rightarrow a) \rightarrow a \rightarrow \mathbf{Vec} \ n \ b \rightarrow \mathbf{Vec} \ (n+1) \ a$




- HOFs \Rightarrow (for-)loops
- HOFs = structure
- Data dependencies known, no reverse engineering


foldl :: $(a \rightarrow b \rightarrow a) \rightarrow a \rightarrow \mathbf{Vec} \ n \ b \rightarrow a$

scanl :: $(a \rightarrow b \rightarrow a) \rightarrow a \rightarrow \mathbf{Vec} \ n \ b \rightarrow \mathbf{Vec} \ (n+1) \ a$


cartProdWith :: $(a \rightarrow b \rightarrow c) \rightarrow \mathbf{Vec} \ n \ a \rightarrow \mathbf{Vec} \ m \ b \rightarrow \mathbf{Vec} \ n \ (\mathbf{Vec} \ m \ c)$




iterate n f a




foldl f a xs




map f xs




zipWith f xs ys



scanl f a xs



mapAccumL f a xs



cartProdWith f xs ys


- HOFs \Rightarrow (for-)loops
- HOFs = structure
- Data dependencies known, no reverse engineering

foldl :: $(a \rightarrow b \rightarrow a) \rightarrow a \rightarrow \mathbf{Vec} \ n \ b \rightarrow a$


scanl :: $(a \rightarrow b \rightarrow a) \rightarrow a \rightarrow \mathbf{Vec} \ n \ b \rightarrow \mathbf{Vec} \ (n+1) \ a$

cartProdWith :: $(a \rightarrow b \rightarrow c) \rightarrow \mathbf{Vec} \ n \ a \rightarrow \mathbf{Vec} \ m \ b \rightarrow \mathbf{Vec} \ n \ (\mathbf{Vec} \ m \ c)$


Matrix multiplication: $m_0 \times m_1 = \text{cartProdWith } (\bullet) \ m_0 \ (\text{transpose } m_1)$




iterate n f a




foldl f a xs




map f xs




zipWith f xs ys



scanl f a xs




mapAccumL f a xs










cartProdWith f xs ys


- Provable loop transformations




$$\text{result} = \text{foldl } f \ a \ vs$$




- Provable loop transformations




result = foldl f a vs




result = foldl (foldl f) a vss




iterate n f a




foldl f a xs




map f xs




zipWith f xs ys



scanl f a xs




mapAccumL f a xs




cartProdWith f xs ys

- Provable loop transformations










result = foldl f a vs




associative, neutral element


result = foldl f a (map (foldl f a) vss)



- Provable loop transformations



result = foldl f a vs



associative, commutative, neutral element

result = foldl f a pts

where

zs = replicate m a

pts = foldl (zipWith f) zs vss

Algebraic types: *Constructors* + *Arguments*

Algebraic types: *Constructors* + *Arguments*

```
type PC      = Unsigned 8
type Nbr     = Signed 32
type Addr    = Unsigned 10

data Instruction = Write Addr Nbr
                | Move Addr Addr
                | Add Addr Addr Addr
                | Pred Addr Addr
                | Eq0 Addr
                | Jump PC
                | CJump PC
                | Stop
```


Algebraic types: *Constructors* + *Arguments*

```
type PC      = Unsigned 8
type Nbr     = Signed 32
type Addr    = Unsigned 10

data Instruction =
  | Write Addr Nbr
  | Move Addr Addr
  | Add Addr Addr Addr
  | Pred Addr Addr
  | Eq0 Addr
  | Jump PC
  | CJump PC
  | Stop
```

Add 4 5 12

CJump 8

Algebraic types: *Constructors* + *Arguments*

```
type PC           = Unsigned 8
type Nbr          = Signed 32
type Addr         = Unsigned 10

data Instruction = Write Addr Nbr
                | Move Addr Addr
                | Add Addr Addr Addr
                | Pred Addr Addr
                | Eq0 Addr
                | Jump PC
                | CJump PC
                | Stop
```

Add 4 5 12

CJump 8

- Embedded language = (algebraic) data type
- Readability; Pattern matching
- Processors, State machines, Routers, Protocols
- Default bit en-/decoding by *Clash*; customisation possible

Algebraic types: *Constructors* + *Arguments*

```
type PC           = Unsigned 8
type Nbr          = Signed 32
type Addr         = Unsigned 10

data Instruction = Write Addr Nbr
                | Move Addr Addr
                | Add Addr Addr Addr
                | Pred Addr Addr
                | Eq0 Addr
                | Jump PC
                | CJump PC
                | Stop
```

Add 4 5 12

CJump 8

- Embedded language = (algebraic) data type
- Readability; Pattern matching
- Processors, State machines, Routers, Protocols
- Default bit en-/decoding by *Clash*; customisation possible

Semantics, specification:

instrSem instr :: State → State

Algebraic types: *Constructors* + *Arguments*

```
type PC           = Unsigned 8
type Nbr          = Signed 32
type Addr         = Unsigned 10

data Instruction = Write Addr Nbr
                | Move Addr Addr
                | Add Addr Addr Addr
                | Pred Addr Addr
                | Eq0 Addr
                | Jump PC
                | CJump PC
                | Stop
```

Add 4 5 12

CJump 8

- Embedded language = (algebraic) data type
- Readability; Pattern matching
- Processors, State machines, Routers, Protocols
- Default bit en-/decoding by *Clash*; customisation possible

Semantics, specification:

instrSem instr :: State → State

instrSem :: Instruction → State → State

```
type Mem    = Vec 1024 Nmbr
```

```
type State  = (Mem, PC)
```

type *Mem* = **Vec** 1024 *Nmbr*
type *State* = (*Mem*, *PC*)

```
instrSem :: Instruction -> State -> State
```

```
instrSem instr (mem,pc) = case instr of -- =====  
-- mem                                     pc  
Write z n    -> ( mem <~ (z, n           ), pc+1      )  
Move  a z    -> ( mem <~ (z, mem!!a     ), pc+1      )  
Add   a b z   -> ( mem <~ (z, mem!!a + mem!!b), pc+1      )  
Pred  a z     -> ( mem <~ (z, mem!!a - 1   ), pc+1      )  
Eq0   a       -> ( mem <~ (0, mem!!a == 0 ), pc+1      )  
Jump  i       -> ( mem                                     , i          )  
CJump i       -> ( mem                                     , if mem!!0 == 1  
                  then i  
                  else pc+1      )  
End     -> ( mem                                     , pc          )
```

type *Mem* = **Vec** 1024 *Nmbr*

type *State* = (*Mem*, *PC*)

type *Program* = [*Instruction*]

```
instrSem :: Instruction -> State -> State
```

```
instrSem instr (mem,pc) = case instr of -- =====
--      mem                                pc
Write z n    -> ( mem <~ (z, n                ), pc+1      )
Move  a z    -> ( mem <~ (z, mem!!a          ), pc+1      )
Add   a b z  -> ( mem <~ (z, mem!!a + mem!!b), pc+1      )
Pred  a z    -> ( mem <~ (z, mem!!a - 1      ), pc+1      )
Eq0   a      -> ( mem <~ (0, mem!!a == 0     ), pc+1      )
Jump  i      -> ( mem                        , i          )
CJump i      -> ( mem                        , if mem!!0 == 1
                  then i
                  else pc+1                    )
End      -> ( mem                        , pc              )
```

```
fibProg :: Nmbr -> Program
```

```
fibProg n = [ Write 0 0
              , Write 1 n
              , Write 2 1
              , Write 3 0
              , Eq0 1
              , CJump 11
              , Add 2 3 4
              , Move 2 3
              , Move 4 2
              , Pred 1 1
              , Jump 4
              , End
            ]
```

fibTest 6

Instructions: specification

type *Mem* = **Vec** 1024 *Nmbr*

type *State* = (*Mem*, *PC*)

type *Program* = [*Instruction*]

```
instrSem :: Instruction -> State -> State
```

```
instrSem instr (mem,pc) = case instr of -- =====  
                                     -- mem
```

Write z n	-> (mem <~ (z, n
Move a z	-> (mem <~ (z, mem!
Add a b z	-> (mem <~ (z, mem!
Pred a z	-> (mem <~ (z, mem!
Eq0 a	-> (mem <~ (0, mem!
Jump i	-> (mem
CJump i	-> (mem
End	-> (mem

```
(<0,0,0,0>,0)  
(<0,6,0,0>,1)  
(<0,6,1,0>,2)  
(<0,6,1,0>,3)  
(<0,6,1,0>,4)  
(<0,6,1,0>,5)  
(<0,6,1,0>,6)  
(<0,6,1,1>,7)  
(<0,6,1,1>,8)  
(<0,5,1,1>,9)  
(<0,5,1,1>,3)  
(<0,5,1,1>,4)  
(<0,5,1,1>,5)  
(<0,5,1,1>,6)  
(<0,5,1,1>,7)  
(<0,5,1,1>,8)  
(<0,5,1,1>,9)  
(<0,5,2,1>,2)  
(<0,4,2,1>,2)  
(<0,4,2,1>,3)  
(<0,4,2,1>,4)  
(<0,4,2,1>,5)  
(<0,4,2,1>,6)  
(<0,4,2,2>,3)  
(<0,4,2,2>,4)  
(<0,4,2,2>,5)  
(<0,4,2,2>,6)  
(<0,4,2,2>,7)  
(<0,4,2,2>,8)  
(<0,3,3,2>,3)  
(<0,3,3,2>,4)  
(<0,3,3,2>,5)  
(<0,3,3,2>,6)  
(<0,3,3,3>,5)  
(<0,3,3,3>,6)  
(<0,3,3,3>,7)  
(<0,3,3,3>,8)  
(<0,2,5,3>,3)  
(<0,2,5,3>,4)  
(<0,2,5,3>,5)  
(<0,2,5,3>,6)  
(<0,2,5,3>,7)  
(<0,2,5,3>,8)  
(<0,1,8,5>,3)  
(<0,1,8,5>,4)  
(<0,1,8,5>,5)  
(<0,1,8,5>,6)  
(<0,1,8,5>,7)  
(<0,1,13,8>,8)  
(<0,0,13,8>,9)  
(<0,0,13,8>,3)  
(<1,0,13,8>,4)  
(<1,0,13,8>,10)
```

```
mem!!0 == 1  
i  
pc+1
```

```
fibProg :: Nmbr -> Program
```

```
fibProg n = [ Write 0 0  
             , Write 1 n  
             , Write 2 1  
             , Write 3 0  
             , Eq0 1  
             , CJump 11  
             , Add 2 3 4  
             , Move 2 3  
             , Move 4 2  
             , Pred 1 1  
             , Jump 4  
             , End  
             ]
```

fibTest 6



Dr. Gergő Erdi: *Retrocomputing with Clash – Haskell for FPGA Hardware Design*,
<https://gergo.erd.hu/retroclash/>, December 2021

Thank you

jan.kuper@qbaylogic.com
qbaylogic.com