


Using Quartus II 7.0

≻Open new project wizard.





>Specify the directory and the name of the project.






>Select design files and source files. Or click "Next" to skip this step.







>Specify device settings.




>Specify other EDA tools. Here you can click "Next" to skip this step since we don't use other EDA tools.




➤ Click "Finish", and the new project will be created with the specified settings.



>Start compilation.



>Compilation result.



➤ Get the post-layout gate-level netlist. Rename your_design.vo to your_design.v for simulation.





> Prepare to post-layout simulation. Copy file

(\%your_quartus_dir\eda\sim_lib\stratix_atoms.v) to your project directory




>Copy your testbench and testing data to your project directory.



Using ModelSim


≻Open modelSim and create a project.




>Add files to project.




Pre-simulation: before synthesis Post-simulation: after synthesis




Compilation. And the following simulation steps is the same with RTL simulation.





>Simulation.




Selected Signals


Signals in Region

Signals in Design

>Simulation.




➤The Post-simulation waveform



>Compare with the waveform of RTL simulation

RTL simulation



Post-layout gate-level simulation

