
VLSI System Design (Graduate Level)

QuickStart – Verilog Basics

Fall 2008



Outline



- Overview
- From RTL to Gate Level
- Quick Start for Verilog
- 9/25 Tutorial
 - Basics of Unix, Environment in SoC Lab, Verilog-XL simulator, Debussy, Design Vision
 - 9:10-10:00 Overview
 - 10:10-noon Hand-on practices @CIC or SoC Lab
 - If your last digit of your student ID is even, please go to CIC.
 - If odd, go to SoC Lab, please.
 - Watch video last year first







- What position is the course in the digital design flow?
- What is RTL?
- What is hierarchical design?
- What is testbench?
- What are basic elements of Verilog language?


Target Digital Design Implementation





Standard Cell Design Style





Selects pre-design cells (of the same height) to implement logic


These cells may be

- Logic gates: nand2, NOT, and2, and4, nor2, mux2, decoder etc.
- Latches: latchx1, latchrx2, ...
- Flip-flops: pdffx1, pdffx2,...
- Basic blocks: fulladder

5


Target Levels of Design Abstractions





Register-Transfer Level


- RTL description is a way of describing the operation of a synchronous machine.
- The behavior of a machine is defined by the flow of signals (or transfer of data) between hardware registers and the logical operations (+,-, not,....)



A simple RTL design

A Complex RTL Design -- CPU






CPU in Action (ALU REG <- REG)





RF[dst] <- ALU(RF(src),RF(dst))



9

One-bit Multiplexer





NCKU EE

LY Chiou






Main frame

Variable declaration

Main body



```
module mux2x1(f, s, s_bar, a, b);
  output f;
  input s, s_bar;
  input a, b;
  wire nand1_out, nand2_out;
 // boolean function
  nand(nand1_out, s_bar, a);
  nand(nand2_out, s, b);
  nand(f, nand1_out, nand2_out);
endmodule
```





Variable declaration

output

Input

wire

Main body

```
module mux2x1(f, s, s_bar, a, b);
```

```
input s, s_bar;
input a, b;
wire nand1_out, nand2_out;
// boolean function
nand(nand1_out, s_bar, a);
nand(nand2_out, s, b);
nand(f, nand1_out, nand2_out);
```

output f;





- General
 - A statement shall terminate with semicolon (;), except endmodule
 - Comments: (//) for single line and {/*, */} for multiple lines
- Naming
- Number representation
- Primitive operators
- First examples

Naming




- Case sensitive
 - C_out_bar and C_OUT_BAR: two different identifiers
- NO whitespace
- Accepted chars
 - Lower/upper case letters
 - Digits (0,1,...,9)
 - Underscore (_)
 - Dollar sign (\$)
 - Max characters: 1024





- May be represented using
 - Binary, octonary, decimal, hexadecimal,
- Format
 - <size>' <base_format> <number>
 - base_format:
 - b, o, d, h
- Example
 - 4'b1111; -16'd255
 - 23456 (32-bit decimal # by default); 'hc3 (32 bit)
 - 12'b1111_0000_1010







- Most basic functional models of combinational logic gates
- Built in the Verilog

TABLE 4-1 Verilog primitives for modeling combinational logic gates.

n-Output, 3-state
buf
not
bufif0
bufif1
notif0
notif0

Example: AOI Gate





Output ports of a primitive first, followed by its input port(s)!

17

Module Ports




- Interface to the environment
- Mode
 - Input
 - Output
 - Inout: bidirectional

```
module AOI (y_out,x_in1,x_in2,x_in3,x_in4,x_in5);
input x_in1,x_in2;
input x_in5,x_in4,x_in3;
output y_out;
// ...
endmodule
```

Not order sensitive in declaration

Module Ports



- Order sensitive when used
 - Position sensitive

AOI M1(w1, a1, a2, b1, b2, b3);

Explicitly declared

```
AOI M1 (.x_in3(b1), .y_out(w1), .x_in2(a2), .x_in1(a1),.x_in4(b2), .x_in5(b3));
```

```
module AOI (y_out,x_in1,x_in2,x_in3,x_in4,x_in5);
input x_in1,x_in2;
input x_in5,x_in4,x_in3;
output y_out;


// ...
endmodule
```

19

Testbench



Design_Unit_Test_Bench (DUTB)





```
module t_Add_half();
  wire
            sum, c_out;
  reg
            a, b;
                                             // UUT
  Add_half_0_delay M1 (sum, c_out, a, b);
  initial begin
                                              // Time Out
  #100 $finish:
                    Unit under test
  end
  initial begin
  #10 a = 0: b = 0:
  #10 b = 1:
  #10 a = 1:
 #10 b = 0;
  end
endmodule
```



```
module t_Add_half();
 wire
           sum, c_out;
 reg
           a, b;
 Add_half_0_delay
                   M1 (sum, c_out, a, b);
                                           // UUT
 initial begin
                                           // Time Out
 #100
        $finish:
 end
                       Module name:
 initial begin
                        a module called
 #10 a = 0: b = 0:
                      Add_half_0_delay is
 #10 b = 1:
 #10 a = 1:
                      used
 #10 b = 0:
 end
```

endmodule



```
module t_Add_half();
             sum, c_out;
  wire
  reg
             a. b:
                      M1 (sum, c_out, a, b);
  Add half 0 delay
  initial begin
  #100 $finish:
  end
```

initial begin

```
#10 a = 0: b = 0:
 #10 b = 1:
 #10 a = 1:
 #10 b = 0:
  end
endmodule
```

User defined name:

// UUT

// Time Out

NCKU EE

LY Chiou

M1 is for internal identification only. you may name is as X1, or hadd1, or



```
module t_Add_half();

wire sum, c_out;

reg a, b;

Add_half_0_delay M1 (sum, c_out, a, b); // UUT

initial begin // Time Out

#100 $finish;
```

Define length of simulation

initial begin

end

```
#10 a = 0; b = 0;
#10 b = 1;
#10 a = 1;
#10 b = 0;
end
endmodule
```



```
module t_Add_half();
  wire
            sum, c_out;
  reg
            a. b:
  Add_half_0_delay M1 (sum, c_out, a, b);
  initial begin
        $finish;
  #100
  end
  initial begin
  #10 a = 0: b = 0:
  #10 b = 1:
  #10 a = 1:
  #10 b = 0:
  end
endmodule
```

initial

- -- A single-pass behavior
- -- Let the simulator starting from
- tsim = 0
- -- Procedural statements enclosed in begin ... end

// UUT

// Time Out



```
module t_Add_half();
 wire
           sum, c_out;
 reg
           a. b:
 Add_half_0_delay M1 (sum, c_out, a, b);
                                           // UUT
 initial begin
                                           // Time Out
 #100 $finish:
 end
                     $finish
 initial begin
                         == STOP
 #10 a = 0: b = 0:
 #10 b = 1:
                         == return control
 #10 a = 1:
                             to the OS
 #10 b = 0:
```

endmodule

end



```
module t_Add_half();
  wire
            sum, c_out;
  reg
            a. b:
  Add_half_0_delay M1 (sum, c_out, a, b);
  initial begin
  #100
         $finish;
  end
  initial begin
  #10 a = 0: b = 0:
  #10 b = 1:
  #10 a = 1:
  #10 b = 0:
  end
endmodule
```

Delay time

-- Proceeding the statement: #10 b = 1; -- Delay the execution until specified time

// UUT

// Time Out



```
module t_Add_half();

wire sum, c_out;

reg a, b;

Add_half_0_delay M1 (sum, c_out, a, b); // UUT

initial begin // Time Out

#100 $finish;

end
```

initial begin

```
#10 a = 0; b = 0;
#10 b = 1;
#10 a = 1;
#10 b = 0;
```

Define Inputs

end

endmodule



```
module t_Add_half();

wire sum, c_out;

reg a, b;

Add_half_0_delay M1 (sum, c_out, a, b); // UUT

initial begin // Time Out

#100 $finish;

end
```

initial begin

```
#10 a = 0; b = 0;
#10 b = 1;
#10 a = 1;
#10 b = 0;
end
```

а	0	0	1	1	1	1
b	0	1	1	0	0	0

time

endmodule





initial

- A single-pass behavior
- Let the simulator starting from $t_{sim} = 0$
- Procedural statements enclosed in begin ... end
- Delay time
 - Proceeding the statement: #10 b = 1;
 - Delay the execution until specified time
- Signal type: reg
 - Retain its value from the moment assigned by the procedural statement until change by the next statement
 - Initially given the value x
- \$finish == return control to the OS

Data Types




- Net: wire
 - Acts like wires in a physical circuit
 - Connects design objects
 - Needs for a driver

- Register: reg, integer
 - Acts like variables in ordinary procedural languages
 - Stores information while the program executes
 - No needs for a driver, changes its value as wish

Nets



- Nets are continuously driven by the devices that drive them.
- Verilog automatically propagates a new value onto a net when the drivers on the net change value.



Registers



 A register is merely a variable, which holds its value until a new value is assigned to it. It is different from a hardware register.

