

N26F300
VLSI SYSTEM DESIGN
(GRADUATE LEVEL)

Fall 2010

Verilog (IV)

Outline

2

□ Number Basics

3

Number Basics

[adapted from “Digital Design: An Embedded System Approach,” Peter J. Ashenden]

Numeric Basics

4

- Representing and processing numeric data is a common requirement
 - ▣ unsigned integers
 - ▣ signed integers
 - ▣ fixed-point real numbers
 - ▣ floating-point real numbers
 - ▣ complex numbers

Unsigned Integers

5

- Non-negative numbers (including 0)
 - ▣ Represent real-world data
 - e.g., temperature, position, time, ...
 - ▣ Also used in controlling operation of a digital system
 - e.g., counting iterations, table indices
- Coded using unsigned binary (base 2) representation
 - ▣ analogous to decimal representation

Binary Representation

6

- Decimal: base 10

- ▣ $124_{10} = 1 \times 10^2 + 2 \times 10^1 + 4 \times 10^0$

- Binary: base 2

- ▣ 124_{10}
 $= 1 \times 2^6 + 1 \times 2^5 + 1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0$
 $= 1111100_2$

- In general, a number x is represented using n bits as $x_{n-1}, x_{n-2}, \dots, x_0$, where

$$x = x_{n-1} 2^{n-1} + x_{n-2} 2^{n-2} + \dots + x_0 2^0$$

Binary Representation

7

- Unsigned binary is a code for numbers
 - ▣ n bits: represent numbers from 0 to $2^n - 1$
 - 0: 0000...00; $2^n - 1$: 1111...11
 - ▣ To represent x : $0 \leq x \leq N - 1$, need $\lceil \log_2 N \rceil$ bits
- Computers use
 - ▣ 8-bit bytes: 0, ..., 255
 - ▣ 32-bit words: 0, ..., ~4 billion
- Digital circuits can use what ever size is appropriate

Unsigned Integers in Verilog

8

- Use vectors as the representation
 - ▣ Can apply arithmetic operations

```
module multiplexer_6bit_4_to_1
( output reg [5:0] z,
  input          [5:0] a0, a1, a2, a3,
  input          [1:0] sel );
always @*
  case (sel)
    2' b00: z = a0;
    2' b01: z = a1;
    2' b10: z = a2;
    2' b11: z = a3;
  endcase
endmodule
```


Octal and Hexadecimal


9

- Short-hand notations for vectors of bits
- Octal (base 8)
 - ▣ Each group of 3 bits represented by a digit
 - ▣ 0: 000, 1: 001, 2: 010, ..., 7: 111
 - ▣ $253_8 = 010\ 101\ 011_2$
 - ▣ $11001011_2 \Rightarrow 11\ 001\ 011_2 = 313_8$
- Hex (base 16)
 - ▣ Each group of 4 bits represented by a digit
 - ▣ 0: 0000, ..., 9: 1001, A: 1010, ..., F: 1111
 - ▣ $3CE_{16} = 0011\ 1100\ 1110_2$
 - ▣ $11001011_2 \Rightarrow 1100\ 1011_2 = CB_{16}$

Extending Unsigned Numbers

10

- To extend an n -bit number to m bits
 - ▣ Add leading 0 bits
 - ▣ e.g., $72_{10} = 1001000 = 000001001000$



```
wire [3:0] x;
```

```
wire [7:0] y;
```

```
assign y = {4'b0000, x};
```


```
assign y = {4'b0, x};
```

```
assign y = x;
```

Truncating Unsigned Numbers

11

- To truncate from m bits to n bits
 - ▣ Discard leftmost bits
 - ▣ Value is preserved if discarded bits are 0
 - ▣ Result is $x \bmod 2^n$




```
assign x = y[3:0];
```

Unsigned Addition

12

- Performed in the same way as decimal



| | | | | | | | | | |
|-------|---|---|---|---|---|---|---|---|---|
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| <hr/> | | | | | | | | | |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

| | | | | | |
|-------|---|---|---|---|---|
| 1 | 1 | 0 | 0 | 1 | |
| 0 | 1 | 0 | 0 | 1 | |
| 1 | 1 | 1 | 0 | 1 | |
| <hr/> | | | | | |
| 1 | 0 | 0 | 1 | 1 | 0 |

carry
bits

overflow

Adders in Verilog

13

- Use arithmetic “+” operator

```
wire [7:0] a, b, s;  
...  
assign s = a + b;
```

```
wire [8:0] tmp_result;  
wire      c;  
...  
assign tmp_result = {1'b0, a} + {1'b0, b};  
assign c          = tmp_result[8];  
assign s          = tmp_result[7:0];
```

```
assign {c, s} = {1'b0, a} + {1'b0, b};
```

```
assign {c, s} = a + b;
```

Unsigned Subtraction

14

□ As in decimal

The diagram illustrates the subtraction of y from x to produce d . A blue box labeled "borrow bits" has an arrow pointing to the first bit of b (0) and another arrow pointing to the first bit of x (1).

$$\begin{array}{r} b: \quad 0 \ 1 \ 0 \ 1 \ 1 \ 0 \ 0 \ 0 \\ x: \quad 1 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 0 \\ y: \quad - \ 0 \ 1 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \\ \hline d: \quad 0 \ 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 \end{array}$$

Scaling by Power of 2

15

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \cdots + x_02^0$$

$$2^k x = x_{n-1}2^{k+n-1} + x_{n-2}2^{k+n-2} + \cdots + x_02^k + (0)2^{k-1} + \cdots + (0)2^0$$

- This is x shifted left k places, with k bits of 0 added on the right
 - ▣ *logical shift left* by k places
 - ▣ e.g., $00010110_2 \times 2^3 = 00010110000_2$
- Truncate if result must fit in n bits
 - ▣ overflow if any truncated bit is not 0

Scaling by Power of 2

16

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \cdots + x_02^0$$

$$x/2^k = x_{n-1}2^{n-1-k} + x_{n-2}2^{n-2-k} + \cdots + x_k2^0 + \cancel{x_{k-1}2^{-1}} + \cdots + \cancel{x_02^{-k}}$$

- This is x shifted right k places, with k bits truncated on the right
 - ▣ *logical shift right* by k places
 - ▣ e.g., $01110110_2 / 2^3 = 01110_2$
- Fill on the left with k bits of 0 if result must fit in n bits

Scaling in Verilog

17

- Shift-left (<<) and shift-right (>>) operations
 - result is same size as operand

$$s = 00010011_2 = 19_{10}$$



```
assign y = s << 2;
```



$$y = 01001100_2 = 76_{10}$$

$$s = 00010011_2 = 19_{10}$$



```
assign y = s >> 2;
```



$$y = 000100_2 = 4_{10}$$

Unsigned Multiplication

18


$$\begin{aligned} xy &= x(y_{n-1}2^{n-1} + y_{n-2}2^{n-2} + \cdots + y_02^0) \\ &= y_{n-1}x2^{n-1} + y_{n-2}x2^{n-2} + \cdots + y_0x2^0 \end{aligned}$$

- $y_i x 2^i$ is called a partial product
 - ▣ if $y_i = 0$, then $y_i x 2^i = 0$
 - ▣ if $y_i = 1$, then $y_i x 2^i$ is x shifted left by i
- Combinational array multiplier
 - ▣ AND gates form partial products
 - ▣ adders form full product

Unsigned Multiplication

19

- Adders can be any of those we have seen
- Optimized multipliers combine parts of adjacent adders



Product Size

20

- Greatest result for n -bit operands:

$$(2^n - 1)(2^n - 1) = 2^{2n} - 2^n - 2^n + 1 = 2^{2n} - (2^{n+1} - 1)$$

- Requires 2^{2n} bits to avoid overflow
- Adding n -bit and m -bit operands
 - requires $n + m$ bits

```
wire [ 7:0] x; wire [13:0] y; wire [21:0] p;  
...  
assign p = {14'b0, x} * {8'b0, y};
```

```
assign p = x * y; // implicit resizing
```

Other Unsigned Operations

21

- Division, remainder
 - ▣ More complicated than multiplication
 - ▣ Large circuit area, power
- Complicated operations are often performed sequentially
 - ▣ in a sequence of steps, one per clock cycle
 - ▣ cost/performance/power trade-off

Signed Integers

22

- Positive and negative numbers (and 0)
- *n*-bit *signed magnitude* code
 - ▣ 1 bit for sign: $0 \Rightarrow +$, $1 \Rightarrow -$
 - ▣ $n - 1$ bits for magnitude
- Signed-magnitude rarely used for integers now
 - ▣ circuits are too complex
- Use *2s-complement* binary code

2s-Complement Representation

23

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \cdots + x_02^0$$

□ Most-negative number

□ $1000\dots0 = -2^{n-1}$

□ Most-positive number

□ $0111\dots1 = +2^{n-1} - 1$

□ $x_{n-1} = 1 \Rightarrow$ negative,
 $x_{n-1} = 0 \Rightarrow$ non-negative

□ Since

$$2^{n-2} + \cdots + 2^0 = 2^{n-1} - 1$$

2s-Complement Examples

24

□ 00110101

□ $= 1 \times 2^5 + 1 \times 2^4 + 1 \times 2^2 + 1 \times 2^0 = 53$

□ 10110101

□ $= -1 \times 2^7 + 1 \times 2^5 + 1 \times 2^4 + 1 \times 2^2 + 1 \times 2^0$
 $= -128 + 53 = -75$

□ 00000000 = 0

□ 11111111 = -1

□ 10000000 = -128

□ 01111111 = +127

Signed Integers in Verilog

25

- Use signed vectors

```
wire signed [ 7: 0] a;  
reg  signed [13: 0] b;
```

- Can convert between signed and unsigned interpretations

```
wire          [11: 0] s1;  
wire signed [11: 0] s2;  
...  
assign s2 = $signed(s1); // s1 is known to be  
                          // less than 2**11  
...  
assign s1= $unsigned(s2); // s2 is known to be nonnegative
```

Octal and Hex Signed Integers

26

- Don't think of signed octal or hex
 - ▣ Just treat octal or hex as shorthand for a vector of bits
- E.g., 844_{10} is 001101001100
 - ▣ In hex: 0011 0100 1100 \Rightarrow 34C
- E.g., -42_{10} is 1111010110
 - ▣ In octal: 1 111 010 110 \Rightarrow 1726 (10 bits)

Resizing Signed Integers

27

- To extend a non-negative number
 - ▣ Add leading 0 bits
 - ▣ e.g., $53_{10} = 00110101 = 000000110101$
- To truncate a non-negative number
 - ▣ Discard leftmost bits, provided
 - discarded bits are all 0
 - sign bit of result is 0
 - ▣ E.g., 41_{10} is 00101001
 - Truncating to 6 bits: 101001 — error!

Resizing Signed Integers


28

- To extend a negative number
 - ▣ Add leading 1 bits
 - See textbook for proof
 - ▣ e.g., $-75_{10} = 10110101 = 111110110101$
- To truncate a negative number
 - ▣ Discard leftmost bits, provided
 - discarded bits are all 1
 - sign bit of result is 1

Resizing Signed Integers

29

- In general, for 2s-complement integers
 - ▣ Extend by replicating sign bit
 - *sign extension*
 - ▣ Truncate by discarding leading bits
 - Discarded bits must all be the same, and the same as the sign bit of the result



```
wire signed [ 7: 0] x;  
wire signed [15: 0] y;  
...  
assign y = {{8{x[7]}}}, x};  
assign y = x;  
...  
assign x = y;
```

Signed Negation

30

□ Complement and add 1

▣ Note that $\overline{x_i} = 1 - x_i$

$$\begin{aligned}\overline{x} + 1 &= -(1 - x_{n-1})2^{n-1} + (1 - x_{n-2})2^{n-2} + \cdots + (1 - x_0)2^0 + 1 \\ &= -2^{n-1} + x_{n-1}2^{n-1} + 2^{n-2} - x_{n-2}2^{n-2} + \cdots + 2^0 - x_02^0 + 1 \\ &= -(-x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \cdots + x_02^0) \\ &\quad - 2^{n-1} + (2^{n-2} + \cdots + 2^0) + 1 \\ &= -x - 2^{n-1} + 2^{n-1} = -x\end{aligned}$$

■ E.g., 43 is 00101011

so -43 is $11010100 + 1 = 11010101$

Signed Negation

31

- What about negating -2^{n-1} ?
 - ▣ $1000\dots00 \Rightarrow 0111\dots11 + 1 = 1000\dots00$
 - ▣ Result is -2^{n-1} !
- Recall range of n -bit numbers is not symmetric
 - ▣ Either check for overflow, extend by one bit, or ensure this case can't arise
- In Verilog: use $-$ operator
 - ▣ E.g., **assign** $y = -x;$

Signed Addition

32

$$x = -x_{n-1}2^{n-1} + x_{n-2\dots 0}$$

$$y = -y_{n-1}2^{n-1} + y_{n-2\dots 0}$$

$$x + y = -(x_{n-1} + y_{n-1})2^{n-1} + \underbrace{x_{n-2\dots 0} + y_{n-2\dots 0}}_{\text{yields } c_{n-1}}$$

- Perform addition as for unsigned
 - ▣ Overflow if c_{n-1} differs from c_n
 - ▣ See textbook for case analysis
- Can use the same circuit for signed and unsigned addition

Signed Addition Examples

33

72: 0 0 0 0 0 0 0 0
 49: 0 1 0 0 1 0 0 0

 121: 0 1 1 1 1 0 0 1

no overflow

-63: 1 1 0 0 0 0 0 0
 -32: 1 1 1 0 0 0 0 0

 -95: 1 0 1 0 0 0 0 1

no overflow

-42: 0 0 0 0 0 0 0 0
 8: 1 1 0 1 0 1 1 0

 -34: 1 1 0 1 1 1 1 0

no overflow

72: 0 1 0 0 1 0 0 0
 105: 0 1 1 0 1 0 0 1

 1 0 1 1 0 0 0 1

positive overflow

-63: 1 0 0 0 0 0 0 0
 -96: 1 1 0 0 0 0 0 1

 0 1 1 0 0 0 0 1

negative overflow

42: 1 1 1 1 0 0 0 0
 -8: 0 0 1 0 1 0 1 0

 34: 1 1 1 1 1 0 0 0

no overflow

Signed Addition in Verilog

34

- Result of + is same size as operands

```
wire signed [11:0] v1, v2;  
wire signed [12:0] sum;  
...  
assign sum = {v1[11], v1} + {v2[11], v2};  
...  
assign sum = v1 + v2; // implicit sign extension
```

- To check overflow, compare signs


```
wire signed [7:0] x, y, z;  
wire  
ovf;  
...  
assign z = x + y;  
assign ovf = ~x[7] & ~y[7] & z[7] | x[7] & y[7] & ~z[7];
```

Signed Subtraction

35

$$x - y = x + (-y) = x + \overline{y} + 1$$

- Use a 2s-complement adder
 - ▣ Complement y and set $c_0 = 1$



Other Signed Operations

36

- Increment, decrement

- ▣ same as unsigned

- Comparison

- ▣ $=$, same as unsigned

- ▣ $>$, compare sign bits using

$$\overline{x_{n-1}} \cdot y_{n-1}$$

- Multiplication

- ▣ Complicated by the need to sign extend partial products

- ▣ Refer to Further Reading

Scaling Signed Integers

37

- Multiplying by 2^k
 - ▣ logical left shift (as for unsigned)
 - ▣ truncate result using 2s-complement rules
- Dividing by 2^k
 - ▣ *arithmetic right shift*
 - ▣ discard k bits from the right, and replicate sign bit k times on the left
 - ▣ e.g., $s = "11110011" \text{ -- } -13$
 $\text{shift_right}(s, 2) = "11111100" \text{ -- } -13 / 2^2$

Fixed-Point Numbers

38

- Many applications use non-integers
 - ▣ especially signal-processing apps
- Fixed-point numbers
 - ▣ allow for fractional parts
 - ▣ represented as integers that are implicitly scaled by a power of 2
 - ▣ can be unsigned or signed

Positional Notation

39

- In decimal

$$10.24_{10} = 1 \times 10^1 + 0 \times 10^0 + 2 \times 10^{-1} + 4 \times 10^{-2}$$

- In binary

$$101.01_2 = 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2} = 5.25_{10}$$

- Represent as a bit vector: 10101

- binary point is implicit 

Unsigned Fixed-Point

40

- n -bit unsigned fixed-point

- ▣ m bits before and f bits after binary point

$$x = x_{m-1}2^{m-1} + \cdots + x_02^0 + x_{-1}2^{-1} + \cdots + x_{-f}2^{-f}$$

- Range: 0 to $2^m - 2^{-f}$
- Precision: 2^{-f}
- m may be ≤ 0 , giving fractions only
 - e.g., $m = -2$: 0.0001001101

Signed Fixed-Point

41

- n -bit signed 2s-complement fixed-point
 - ▣ m bits before and f bits after binary point

$$x = -x_{m-1}2^{m-1} + \cdots + x_02^0 + x_{-1}2^{-1} + \cdots + x_{-f}2^{-f}$$

- Range: -2^{m-1} to $2^{m-1} - 2^{-f}$
- Precision: 2^{-f}
- E.g., 111101, signed fixed-point, $m = 2$
 - $11.1101_2 = -2 + 1 + 0.5 + 0.25 + 0.0625$
 $= -0.1875_{10}$

Choosing Range and Precision

42

- Choice depends on application
- Need to understand the numerical behavior of computations performed
 - ▣ some operations can magnify quantization errors
- In DSP
 - ▣ fixed-point range affects dynamic range
 - ▣ precision affects signal-to-noise ratio
- Perform simulations to evaluate effects

Fixed-Point in Verilog

43

- Use vectors with implied scaling
 - ▣ Index range matches powers of weights
 - ▣ Assume binary point between indices 0 and -1

```
module fixed_converter ( input          [5: -7] in,  
                        output signed [7: -7] out );  
    assign out = {2' b0, in};  
endmodule
```

Fixed-Point Operations


44

□ Just use integer hardware

▣ e.g., addition:

$$x + y = (x \times 2^f + y \times 2^f) / 2^f$$

■ Ensure binary points are aligned



Summary

45

- Unsigned: $x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \cdots + x_02^0$
- Signed: $x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \cdots + x_02^0$
- Octal and Hex short-hand
- Operations: resize, arithmetic, compare
- Fixed non-integers