Lab 2 Handout

Objectives:

To design the CPU controller. Refer to the "SMILE_CPU_lab2.ppt".

Practical:

- 1) Design a Mealy machine of a sequence recognizer to sample the serial input, D_in, on the falling edge of the clock and assert D_out if a sequence of successive samples of 101 are detected. The machine will have the synchronous reset action and an input control signal to enable the machine to carry out the operation.
- 2) Design a controller unit that is able to decode an input instruction as shown in Fig. 1 and control the datapath unit designed in Lab 1 practical (3) to carry out the designated operation. Develop a testbench that includes the instructions with the format as shown below to verify the overall system.

Fig. 1 Input instruction in binary format, i.e., machine code