
N26F300 VLSI SYSTEM DESIGN (GRADUATE LEVEL)

Outline

- Concepts of RTL
- □ First look of a simple Verilog code
- Testbench Template
- Basic elements of Verilog language
- □ Hierarchical example 4-bit Ripple Carry Adder
- Parameter, Time scale, Text inclusion, Text substitution
- Special Language Tokens


Register-Transfer Level

- RTL description is a way of describing the operation of a synchronous machine.
- The behavior of a machine is defined by the flow of signals (or transfer of data) between hardware registers and the logical operations (+,-, not,....)




A simple RTL design

A Complex RTL Design -- CPU




CPU in Action (ALU REG <- REG)

RF[dst] <- ALU(RF(src),RF(dst))



One-bit Multiplexer



First Look at Verilog (1/2)

module mux2x1(f, s, s_bar, a, b); Main frame output f; input s, s_bar; Variable declaration input a, b; Main body wire nand1_out, nand2_out; // boolean function nand(nand1_out, s_bar, a); nand(nand2_out, s, b); nand(f, nand1_out, nand2_out); endmodule


Fall 2010 VLSI System Design

First Look at Verilog (2/2)


```
Output
Input
wire
Main body
```

```
module mux2x1(f, s, s_bar, a, b);
  output f;
  input s, s_bar;
  input a, b;
  wire nand1_out, nand2_out;
 // boolean function
  nand(nand1_out, s_bar, a);
  nand(nand2_out, s, b);
  nand(f, nand1_out, nand2_out);
endmodule
```

Mapping between a NAND gate and its Verilog nand




NANDs with different input names



Fall 2010 VLSI System Design NCKU EE LY Chiou

Putting Them All Together



```
nand(nand1_out, a, s_bar);
nand(nand2_out, s, b);
nand(f, nand2_out, nand1_out);
```

Basic Language Rules

- General
 - A statement shall terminate with semicolon (;), except endmodule
 - \square Comments: (//) for single line and $\{/*, */\}$ for multiple lines
- Naming
- Number representation
- Primitive operators
- First examples

Naming

- Case sensitive
 - C_out_bar and C_OUT_BAR: two different identifiers
- NO whitespace
- Accepted chars
 - Lower/upper case letters
 - □ Digits (0,1,...,9)
 - Underscore (_)
 - Dollar sign (\$)
 - Max characters: 1024

Number Representation

- May be represented using
 - Binary, octonary, decimal, hexadecimal,
- Format
 - <size>' <base_format> <number>
 - base_format:
 - b, o, d, h
- Example
 - □ 4'b1111; -16'd255
 - 23456 (32-bit decimal # by default); 'hc3 (32 bit)
 - 12'b1111_0000_1010


Primitive Operator

- Most basic functional models of combinational logic gates
- Built in the Verilog

TABLE 4-1 Verilog primitives for modeling combinational logic gates.

<u> </u>			
n-Input	n-Output, 3-state		
and	buf		
nand	not		
or	bufif0		
nor	bufif1		
xor	notif0		
xnor	notif0		

Example: AOI Gate



Output ports of a primitive first, followed by its input port(s)!

Module Ports

- Interface to the environment
- Mode
 - Input
 - Output
 - Inout: bidirectional
- Not order sensitive in declaration

```
module AOI (y_out,x_in1,x_in2,x_in3,x_in4,x_in5);
input x_in1,x_in2;
input x_in5,x_in4,x_in3;
output y_out;
// ...
endmodule
```

Module Ports

- Order sensitive when used
 - Position sensitive

```
AOI M1(w1, a1, a2, b1, b2, b3);
```

Explicitly declared


```
AOI M1 (.x_in3(b1), .y_out(w1), .x_in2(a2), .x_in1(a1),.x_in4(b2), .x_in5(b3));
```

```
module AOI (y_out,x_in1,x_in2,x_in3,x_in4,x_in5);
input x_in1,x_in2;
input x_in5,x_in4,x_in3;
output y_out;
// ...
endmodule
```

Fall 2010 VLSI System Design NCKU EE LY Chiou

Testbench

Design_Unit_Test_Bench (DUTB)



- Generate test patterns
 - Waveforms to inputs
- Timing of applying patters
 - Delay in signals
 - Clock generation
- Start/end time for simulation
 - \$initial
 - \$finish

Test Fixture Template

```
module testfixture;
   // Data type
   declaration
   // Instantiate modules
   // Apply stimulus
   // Display results
endmodule
```




There are no ports for test fixture

Test Fixture - Making an Instance

```
module testfixture;
// Data type declaration
// MUX instance
    MUX2_1 mux (out, a, b, sel);
// Apply stimulus
// Display results
endmodule
```

а	b	sum	c_out
0	0		
0	1		
1	0	-	_
1	1	-	



module Add_half (sum, c_out, a, b);
input a, b;
output c_out, sum;

and (c_out, a, b); endmodule

```
module t_Add_half();
  wire
            sum, c_out;
            a, b;
  reg
  Add_half_0_delay M1 (sum, c_out, a, b);
                                             // UUT
  initial begin
                                             // Time Out
        $finish;
  #100
                    Unit under test
  end
  initial begin
  #10 a = 0; b = 0;
  #10 b = 1:
  #10 a = 1:
  #10 b = 0;
  end
endmodule
```

Fall 2010 VLSI System Design NCKU EE LY Chiou

```
module t Add half();
  wire
           sum, c out;
           a, b;
  reg
  Add half 0 delay
                   M1 (sum, c_out, a, b);
                                           // UUT
  initial begin
                                           // Time Out
 #100
        $finish:
  end
                       Module name:
  initial begin
                        a module called
 #10 a = 0; b = 0;
 #10 b = 1:
                      Add_half_0_delay is
 #10 a = 1:
                      used
 #10 b = 0:
  end
endmodule
```

```
module t_Add_half();
 wire
           sum, c_out;
           a. b:
 reg
                   M1 (sum, c_out, a, b);
 Add_half_0_delay
                                      // UUT
 initial begin
                                          // Time Out
 #100 $finish:
 end
                      User defined name:
 initial begin
                       M1 is for internal
 #10 a = 0; b = 0;
 #10 b = 1:
                     identification only.
 #10 a = 1:
                      you may name is as
 #10 b = 0:
                     X1, or hadd1, or ....
 end
endmodule
```

Fall 2010

VLSI System Design

Example: Half-adder

```
module t_Add_half();
  wire
            sum, c_out;
            a, b;
  reg
  Add_half_0_delay M1 (sum, c_out, a, b);
                                            // UUT
  initial begin
                                            // Time Out
  #100
        $finish:
                   Define length of
  end
                   simulation
  initial begin
  #10 a = 0: b = 0:
  #10 b = 1;
  #10 a = 1:
  #10 b = 0:
  end
endmodule
```

NUNU EE

LY Chiou

Fall 2010

VLSI System Design

Example: Half-adder

```
module t Add half();
  wire
            sum, c_out;
            a. b:
  reg
  Add_half_0_delay M1 (sum, c_out, a, b);
                                         // UUT
 initial begin
                                             // Time Out
        $finish;
 #100
  end
                      initial
                          -- A single-pass behavior
  initial begin
 #10 a = 0; b = 0;
                          -- Let the simulator starting from
 #10 b = 1:
                          tsim = 0
 #10 a = 1:
                          -- Procedural statements enclosed
 #10 b = 0:
                          in begin ... end
  end
endmodule
```

LY Chiou

```
module t_Add_half();
 wire
           sum, c_out;
           a, b;
 reg
 Add_half_0_delay M1 (sum, c_out, a, b); // UUT
 initial begin
                                          // Time Out
 #100 $finish:
 end
                     $finish
 initial begin
                        == STOP
 #10 a = 0; b = 0;
 #10 b = 1:
                        == return control
 #10 a = 1:
                             to the OS
 #10 b = 0:
 end
endmodule
```

```
module t Add half();
 wire
           sum, c_out;
           a, b;
 reg
 Add_half_0_delay M1 (sum, c_out, a, b);
                                           // UUT
 initial begin
                                           // Time Out
        $finish;
 #100
 end
                      Delay time
 initial begin
                         -- Proceeding the
 #10 a = 0: b = 0:
 #10 b = 1:
                         statement: #10 b = 1;
 #10 a = 1:
                         -- Delay the execution
 #10 b = 0:
```

endmodule

end

until specified time

```
module t_Add_half();
  wire
           sum, c_out;
 reg a, b;
 Add_half_0_delay M1 (sum, c_out, a, b); // UUT
 initial begin
                                            // Time Out
 #100 $finish:
  end
  initial begin
 #10 a = 0: b = 0:
 #10 b = 1:
                        Define Inputs
 #10 a = 1:
 #10 b = 0:
 end
```

endmodule

```
module t_Add_half();
  wire
            sum, c_out;
            a, b;
  reg
  Add_half_0_delay M1 (sum, c_out, a, b); // UUT
  initial begin
                                              // Time Out
  #100 $finish:
  end
  initial begin
                                      0
  #10 a = 0: b = 0:
                          a
  #10 b = 1:
                          b
 #10 a = 1:
                                       1
                                                   0
                                                         0
 #10 b = 0:
  end
                                  time
endmodule
```

Signal Generator


- □ initial:
 - A single-pass behavior
 - \blacksquare Let the simulator starting from $t_{sim} = 0$
 - Procedural statements enclosed in begin ... end
- Delay time
 - \blacksquare Proceeding the statement: #10 b = 1;
 - Delay the execution until specified time
- Signal type: reg
 - Retain its value from the moment assigned by the procedural statement until change by the next statement
 - lacktriangle Initially given the value x
- \$\ightarrow\$ \frac{\\$finish}{\} == \text{return control to the OS}

- □ Net: wire
 - Acts like wires in a physical circuit
 - Connects design objects
 - Needs for a driver

- □ Register: **reg**, **integer**
 - Acts like variables in ordinary procedural languages
 - Stores information while the program executes
 - No needs for a driver, changes its value as wish


Nets

- Nets are continuously driven by the devices that drive them.
- Verilog automatically propagates a new value onto a net when the drivers on the net change value.





Registers

A register is merely a variable, which holds its value until a new value is assigned to it. It is different from a hardware register.



Full adder





Coding Notes

```
module Add_full_0_delay(sum, c_out, a, b, c_in);
  output
                      sum, c out;
  input
                      a, b, c_in;
                      w1, w2, w3;
  wire
                                             Module instance
                                             name
                      M1 (w1, w2, a, b);
  Add half 0 delay
                      M2 (sum, w3, w2, c_in);
  Add half 0 delay
                      M3 (c_out, w2, w3);
  or
endmodule
```

Example: 4-bit RCA

```
module Add_rca_4 (sum, c_out, a, b, c_in);
  output [3: 0]
                     sum:
  output
                     c out;
  input [3: 0] a, b;
  input
                     c in;
  wire
                     c in2, c in3, c in4;
  Add_full M1 (sum[0], c_in2, a[0], b[0], c_in);
  Add_full M2 (sum[1], c_in3, a[1], b[1], c_in2);
  Add_full M3 (sum[2], c_in4, a[2], b[2], c_in3);
  Add_full M4 (sum[3], c_out, a[3], b[3], c_in4);
endmodule
```

Vectors in Verilog


- □ e.g., output[15:0] sum;
- Leftmost index bit is the most significant bit
- Rightmost index bit is the least significant bit
- If out of bounds, x is returned
 - X: unknown value

Vectors

```
    □ [high#: low#] or [low#: high#]
    □ Left number in the [] → the most significant bit
    □ Examples
    □ reg [255:0] data1; // Little endian notation // LSB ended in lowest addrs
    □ reg [0:255] data2; // Big endian notation
```

// MSB ended in lowest addrs

Parameter



- module Mux_2_32_CA (mux_out, data_1, data_0, select);

 parameter word_size = 32;

 output [word_size-1:0] mux_out;

 input [word_size-1:0] data_1, data_0;

 input select;
- Parameter is used to size the word_size
- Extendable for future

Time Scales (1/2)

- Reference time unit
 - `timescale <reference_time_unit>/<time_precision>
 - <reference_time_unit>: unit of measurement for times and delays
 - <time_precision>: the precision to which the delays are round off during simulation
 - Only 1, 10, 100 are valid integers
- Examples
 - □ `timescale 1ns/10ps
 - □ `timescale 100ns/1ns

Time Scales (2/2)

```
`timescale 1ns/10ps
module mux2to1 tb;
  reg S, IO, I1; //inputs
 wire Y; //outputs
 mux2to1 m0 (.Y(Y), .S(S), .I0(I0), .I1(I1));
 initial $monitor($time, " S=%d, IO=%d, I1=%d, Y=%d", S, I0, I1, Y);
 initial begin
       S=0; I0=0; I1=0;
   #10
             I0=0; I1=1;
   #10
            I0=1; I1=0;
   #10
            I0=1; I1=1;
   #10 S=1; I0=0; I1=0;
   #10
            I0=0; I1=1;
   #10
            I0=1; I1=0;
   #10
             I0=1; I1=1;
 end
 initial begin
  $dumpfile("mux2to1.vcd");
  $dumpvars;
   #200 $finish;
 end
```

Fall 2010

VLSI System Design

Text Substitution (1/4)

```
The `define compiler directive provides a simple text-substitution facility.
     `define <name> <macro text>
     `<name> will substitute <macro text> at compile time.
Typically used to make the description more readable
                                         Definition of not delay
     `define not delay #1
     `define and_delay #2
     `define or delay #1
                                                  Use of not_delay
       module MUX2_1 (out, a, b, sel);
       output out;
       input a, b, sel;
                       not `not_delay not1(sel_, sel);
                       and `and_delay and1(a1, a, sel_);
                       and `and_delay and2(b1,b,sel);
                       or `or_delay or1(out, a1, b1);
       endmodule
```

NCKU EE

LY Chiou

Text Substitution (2/4)

```
define PERIOD 20
'include "imput memory.v"
module test input memory;
req clk;
rea rst;
req enable;
reg [4:0] ADDRInput;
wire [31:0] OutData;
input memory u1(.clk(clk), .rst(rst), .enable(enable),
                .ADDRInput(ADDRInput), .OutData(OutData));
  #((`PERIOD)/2) clk=~clk;
initial begin
  Ik = 0; Ret=0; enable=0; ADDRInput=6'd0;
  #(`PERIOD) kst=1;
  #(`PERIOD*2)\rst=0; enable=1;
  #(`PERIOD) ALDRInput=6'd1;
  #(`PERIOD) ADDRInput=6'd2;
  #(`PERIOD) ADDRInput=6'd3;
  #(`PERIOD) ADDRInput=6'd5;
  #(`PERIOD) ADDRINDUT=6'd6;
  #(`PERIOD) ADDRInput=6'd7;
  #(`PERIOD) ADDRINDUT=6'd31;
    `PERTODY ADDRINGUL=6'd30:
```

Text Substitution (3/4)

```
// DEFINES
'define ADD 4'b0011
'define SUB 4'b0100
module ALU (opcode, src1, src2, enable_execute, alu_result, alu_overflow);
always @(opcode or enable_execute)
begin
     if(enable_execute)
     begin
     case(`OPCODE)
     `ADD: begin {alu_overflow, alu_result}=addsub_result;
        end
     `SUB: begin {alu_overflow, alu_result}=addsub_result;
        end
```

Text Substitution (4/4)

```
module ALU (opcode, src1, src2, enable_execute, alu_result, alu_overflow);
always @(opcode or enable_execute)
begin
     if(enable_execute)
     begin
     case(`OPCODE)
     4'b0011: begin {alu_overflow, alu_result}=addsub_result;
        end
     4'b0100: begin {alu_overflow, alu_result}=addsub_result;
        end
```

Text Inclusion (1/2)

- Use the `include compiler directive to insert the contents of an entire file.
 - include "global.v"
 - `include "parts/count.v"
 - `include "../../library/mux.v"
- Use the +incdir command-line option to specify the search directories for the file to be included.
 - +incdir +<directory1>+<directory2>+...<directoryN>
- You can use `include to
 - include global or commonly used definitions.
 - include tasks without encapsulating repeated code within module boundaries.

Text Inclusion (2/2)

```
`tim<del>escale 1ns/10ps</del>
`include "one bit fulladder.v
moduie test fulladder;
                   A, B, cin;
           reg
           wire
                    S, cout;
           one_bit_fulladder u_one(.S(S), .cout(cout), .A(A), .B(B), .cin(cin));
           initial $monitor($time," A=%d, B=%d, cin=%d, S=%d, cout=%d",A, B, cin, S, cout);
           initial
           begin
                       A = 1; B = 0; cin = 0;
                       #10 cin = 1:
                       #10 A = 0:
                       #10 B = 1;
                       #10 cin = 0:
                       #10 A = 1;
           end
endmodule
```

Special Language Tokens

System Tasks and Functions

```
$<identifier>
```

- "\$' sign denotes Verilog system tasks and functions
- A number of system tasks and functions are available to perform different operations such as
 - Finding the current simulation time (\$time)
 - Displaying/monitoring the values of the signals (\$\frac{\$\text{display},}{\text{monitor}}\$)
 - Stopping the simulation (\$stop)
 - Finishing the simulation (\$finish)

Built-in Functions (1/2)

- \$\square\$ \square\$ \quare\$ \quare\$
 - Display statements in text window.
 - Similar to the *printf* function in C except it automatically generates a newline at the end of a message.
 - The letter after the percent sign "%" tells the \$display how to represent the number to be inserted.
 - d decimal notation; h hexadecimal notation
 - o octal notation; b binary notation
- Example:
 - if (flag) \$display("flag is now %b at time = %d",flag,\$time);

Built-in Functions (2/2)


- \$monitor: Displaying messages continuously,
 - Displays messages continuously, i.e., it will display statements in text window whenever there is a change with one of the variables in the parameter list.
 - Should be called at the beginning of the simulation
 - The letter after the percent sign "%" tells the \$monitor how to represent the number to be inserted.
 - d decimal notation; h hexadecimal notation
 - o octal notation; b binary notation
 - Example:
 - initial begin monitor("time = %d num = %h", time, num); end

Supplement

How does one get the Boolean function of a Mux using 3 NAND gates?

Functionality of a 2x1 Multiplexier

A multiplexier: use signal s to select data from one of two inputs, a or b port, and output to f port



S	а	b	f
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1 _{NC}	KU EE 1 Chiou	1

Fall 2010 VLSI System Design

Boolean Eq. of a MUX

$$f = \overline{sab} + \overline{sab} + \overline{sab} + \overline{sab} + \overline{sab}$$

$$= \overline{sa}(b + \overline{b}) + \overline{s}(\overline{a} + a)b$$

$$= \overline{sa} + \overline{sb}$$

Boolean Eq. of a MUX using NAND Gates only

$$f = sa + sb = (sa)(sb)$$