[Material partly adapted from lecture notes of

N26F300 VLSI SYSTEM DESIGN (GRADUATE LEVEL)

Design of Cache

Prof. KJ Lee]

Outline

- Memory Hierarchy
- Timing
- Building blocks
- Cache controller
- Test result
- □ A Complete Verilog Code


Memories: Review

□ SRAM:

- value is stored on a pair of inverting gates
- very fast but takes up more space than DRAM (4 to 6 transistors)

□ DRAM:

- value is stored as a charge on capacitor (must be refreshed)
- very small but slower than SRAM (factor of 5 to 10)




Exploiting Memory Hierarchy

- Users want large and fast memories!
- Cost of memory varying!!

	SRAM	DRAM	DISK
Access Time (ns)	0.5 ~ 5	50 ~ 70	(5 ~ 20) x 10 ⁶
Cost (per GB)	\$10,000	\$100 to \$200	\$0.5 to \$2

Try and give it to them anyway

build a memory hierarchy



CPU

Locality

- A principle that makes a memory hierarchy a good idea
- If an item is referenced,

temporal locality: it will tend to be referenced again soon spatial locality: nearby items will tend to be referenced soon.

- Definition
 - block: minimum unit of data
 - hit: data requested is in the upper level
 - miss: data requested is not in the upper level

Cache


- □ Two issues:
 - How do we know if a data item is in the cache?
 - If it is, how do we find it?
- Our first example:
 - block size is one word of data
 - "direct mapped"

For each item of data at the lower level, there is exactly one location in the cache where it might be.


e.g., lots of items at the lower level share locations in the upper level

Direct Mapped Cache

 Mapping: address is modulo the number of blocks in the cache




Direct Mapped Cache



Cache Memory


- Small, fast, local, expensive
- Usually static RAM.
- Most advanced CPUs have on_chip cache.

Block Diagram of Cache




PRW=1 : read PRW=0 : write

Timing of read operation from cache



- 1. PStrobe is asserted by the processor when PAddress is ready and PRW is determined. (starting a bus transaction).
- 2. PReady is signaled to the processor when the DATA is available. (a bus transaction is completed)

Reading from main memory



Usually a fixed number of wait states is used. ---- no ready signal.

A write operation is similar, but the data is driven onto the PData bus immediately by the Cache and then is held a number of wait states before another write operation is issued.

SysRW = 1 : read

SysRW = 0 : write

Timing for a read cycle with one wait state

A Cache Example


- □ 64K main memory, 1K cache
- Direct mapping
- Write-through policy

Address field:

	Tag		Index	
15	10	9		0


Only one word will be updated at a time in this design


 Each location in the cache is mapped to 64 different locations in the memory.




Mapping between main memory and cache

Structure of a Typical Cache







Main Cache Module (1/3)

```
`define READ 1
`define WRITE O
'define CACHESIZE 1024
'define WAITSTATES 2
//number of wait states
// required for system accesses
define ADDR 15:0
'define INDEX 9:0
'define TAG 15:10
'define DATAWIDTH 32
'define DATA 'DATAWIDTH-1:0
'define PRESENT 1
'define ABSENT!'PRESENT
module cache(
      PStrobe, PAddress,
      PData, PRW,
      PReady,
      SysStrobe, SysAddress,
      SysData, SysRW,
      Reset.
      Clk
               );
```

```
Input PStrobe;
input [`ADDR] PAddress;
inout [`DATA] PData;
input
         PRW:
output PReady;
output SysStrobe;
output ['ADDR] SysAddress;
input
       [`DATA] SysData;
output SysRW;
          Reset:
input
input
         Clk:
//Bidirectional buses
wire PDataOE:
wire SysDataOE;
wire [`DATA] PDataOut;
wire [`DATA] PData=PDataOE ? PDataOut : 'bz;
wire [`DATA] SysData=SysDataOE? PData: 'bz;
wire [`ADDR] SysAddress = PAddress;
wire [`TAG] TagRamTag;
```

Main Cache Module (2/3)

```
TagRam TagRam (
       .Address
                  (PAddress[`INDEX]),
       .TagIn
                  (PAddress[`TAG]),
                  (TagRAmTag[`TAG]),
       .TagOut
       .Write
                  (Write),
       .Clk
                  (Clk)
);
ValidRam ValidRam(
       .Address (PAddress[`INDEX]),
       .ValidIn
                  (1`b1),
       .ValidOut (Valid),
       .Write
                  (Write),
       .Reset
                  (Reset),
       .Clk
                  (Clk)
);
      [`DATA] DataRamDataOut;
wire ['DATA] DataRamDataIn;
```

```
DataMux CacheDataInputMux(
   .S(CacheDataSelect),
   .A(SysData),
   .B(Pdata),
 .Z(DataRamDataIn)
);
DataMux PDataMax(
   .S(PDataSelect),
   .A(SysData),
   .B(DataRamDataOut),
 .Z(PDataOut)
);
```


Main Cache Module (3/3)

```
DataRam DataRam (
     .Address(PAddress[`INDEX
     ]),
     .DataIn
             (DataRamDataIn),
     .DataOut
     (DataRamDataOut),
     .Write
              (Write),
     .Clk
              (Clk)
Comparator Comparator (
     .Tag1 (PAddress[`TAG]),
     .Tag2 (TagRamTag),
     .Match (Match)
     );
```

```
Control Control (
     .PStrobe(PStrobe),
              (PRW),
     .PRW
     .Pready (PReady),
     .Match (Match),
     .Valid
              (Valid),
     .CacheDataSelect(CacheDataSele
     ct),
     .PDataSelect (PDataSelect),
     .SysDataOE (SysDataOE),
     .Write
                    (Write),
                     (PDataOE),
     .PDataOE
                     (SysStrobe),
     .SysStrobe
                     (SysRW),
     .SysRW
     .Reset
                     (Reset),
     .Clk
                     (Clk)
```

endmodule

Tag RAM and Valid Bit



Tag RAM Module

```
module TagRam(Address, TagIn, TagOut, Write, Clk);
input [INDEX]Address;
input [TAG] TagIn;
output [TAG] TagOut;
input
              Write;
input
              Clk;
reg [TAG] TagOut;
reg ['TAG] TagRam [0:'CACHESIZE-1];
always @ (negedge Clk)
    if (Write)
    TagRam[Address]=TagIn; // write
always @ (posedge Clk)
    TagOut = TagRam[Address]; // read
endmodule
```

Valid RAM module

```
module ValidRam (Address, ValidIn, ValidOut, Write,
      Reset, Clk );
       [`INDEX]
                   Address:
input
input
                  ValidIn;
                  validOut;
output
                 Write;
input
input
                  Reset:
input
                  Clk;
              ValidOut;
reg
       [`CACHESIZE-1:0] ValidBits;
reg
integer i;
always @ (negedge Clk) // Write
  if (Write && !Reset)
     ValidBits[Address]=ValidIn; // write
  else if (Reset)
     for (i=0;i<`CACHESIZE;i=i+1)</pre>
        ValidBits[i]=`ABSENT; //reset
always @ (posedge Clk)
       ValidOut = ValidBits[Address]; // read
```

- A single bit for each index location indicating whether that location contains valid data.
- The main difference between the ValidRAM model and the TagRAM model is that all bits in ValidBits need to be reset to zero when Reset is asserted.

Comparator module

```
module Comparator (Tag1,Tag2, Match);
input [`TAG] Tag1;
input [`TAG] Tag2;
output Match;
wire Match = (Tag1 == Tag2);
endmodule
```

 The "==" is used rather than "===" so that unknown values are propagated to the Match output correctly.

Cache Data RAM module

```
module DataRam(Address, DataIn, DataOut, Write, Clk);
input
       [`INDEX] Address:
                 DataIn;
input
       [`DATA]
output [`DATA]
                 DataOut;
      Write:
input
      Clk;
input
reg [`DATA] DataOut;
                 DataRam [`CACHESIZE-1:0];
       [`DATA]
reg
always @ (negedge Clk)
     if (Write)
         DataRam[Address]=DataIn; // write
always @ (posedge Clk)
         DataOut = DataRam [Address]; // read
endmodule
```

 The Data RAM is identical in function and timing to the Tag RAM except that it is 32 bits wide.

Cache controller

1.Read Hit: return data from cache.

ReadMiss ReadSys

ReadData

PStrobe & Write


2.Read Miss: fetch data from memory: return data and update cache.

Note that a counter is used to count the number of wait states


Cache controller

3. Write Hit: write to cache and to memory.

4. Write Miss: write to memory only.



Note that a counter is used to count the number of wait states



26

Brief Description of Controller (I)

- Step 1: During IDLE, the state machine waits for the processor to start a cycle via Pstrobe.
 - The signal is sampled at the rising edge of the clock.
- Step 2: When Pstrobe is asserted, the address is looked up in the cache.
 - If the tag TagRAM for this address matches the tag of the current processor address and the corres-ponding ValidBit is set, the data for this address is in the cache.
 - Based on whether the data is in cache and the state of the PRW line, the correct subsequent actions are determined.

- All transactions on the system bus take a pre-defined number of cycles regardless of the type of transaction.
- During each bus operation, the wait state counter is loaded.
 - The state machine does not advance state until the counter has overflowed.
 - The number of wait states is defined by the identifier WAITSTATES.
- At the end of each bus transaction, the controller asserts PReady for one cycle to indicate to the processor that the transaction is finished.

Brief Description of Controller (II)

- Read Hit: Happens most often due to locality of reference and more reads than writes.
- In the cycle following the PStrobe, data is returned to the processor from the Data RAM along with the assertion of PReady.
- Read Miss: A miss occurs if the location in the cache corresponding to current PAddress is either invalid or contains data for a different address.
 - A memory cycle reads data from the main memory (after passing wait state).
 - The Tag RAM is updated to reflect the tag of the new data and ValidBit is set.

- Write Hit: Since the cache protocol is write-through, both cache and main memory must be updated.
 - A write cycle is performed on the system bus at the same time that data is written to the cache.
 - PReady is returned to the processor to indicate the completion of transaction.
- Write Miss: Only the main memory is updated.
 - This policy is chosen because the data read is most likely to be used again than the data is written.
 - It performs a write to memory only and returns PReady when the bus transaction is complete.

Cache Controller Module

30

```
module Control (
PStrobe, PRW, PReady,
Match, Valid, Write,
CacheDataSelect,
PDataSelect,SysDataOE,
PDataOE,
SysStrobe, SysRW, Reset,
ph1, ph2);
```

```
input
            PStrobe, PRW;
            PReady:
output
            Match, Valid;
input
output
            Write:
output
            CacheDataSelect:
output
            PDataSelect;
output
            SysDataOE, PDataOE;
            SysStrobe, SysRW;
output
            Reset, Clk;
input
```

```
wire [1:0] WaitStateCtrInput =
         `WAITSTATES - 1:
reg LoadWaitStateCtr;
WaitStateCtr WaitStateCtr(
    .load (LoadWaitStateCtr),
    .LoadValue (WaitStateCtrInput),
    .Carry (WaitStateCtrCarry),
    .Ph1 (Ph1),
    .Ph2 (Ph2) );
reg PReadyEnable;
reg SysStrobe, SysRW;
reg SysDataOE;
reg Write, Ready;
req CacheDataSelect:
reg PDataSelect, PDataOE;
reg [3:0] State, NextState;
                                Cont'd
```

NCKU EE LY Chiou

Cache Controller Module (cont.)

```
initial State = 0;
paramerer
   STATE_IDLE = 0,
    STATE_READ = 1,
    STATE_READMISS = 2,
    STATE_READSYS = 3,
    STATE READDATA = 4,
    STATE_WRITE = 5,
    STATE_WRITEHIT = 6,
    STATE_WRITEMISS = 7,
    STATE_WRITESYS = 8,
    STATE WRITEDATA = 9;
```

Cont'd

.

```
STATE READMISS: begin
always @ (posedge Clk)
                                                      NextState = `STATE READSYS;
            State = NextState:
                                                      $display("state = readmiss");
always @ (State)
                                                end
 if (Reset) NextState = `STATE IDLE;
                                                 STATE_READSYS: begin
 else
                                                    if (WaitStateCtrCarry)
 case (State)
                                                       NextState = `STATE READDATA;
    STATE IDLE: begin
                                                    else NextState = `STATE READSYS;
      if (PStrobe && PRW)
                                                    $display ("state = readsys");
        NextState = `STATE READ;
                                                end
      else if (PStrobe && !PRW)
                                               STATE READDATA: begin
        NextState = `STATE WRITE;
                                                       NextState = `STATE IDLE;
   end
                                                       $display ("state = readdata");
   STATE_READ: begin
                                                end
      if (Match && Valid)
                                                STATE WRITE begin
        NextState = `STATE IDLE;
                                                    if (Match && Valid)
                            //read hit
                                                     NextState = `STATE WRITEHIT;
      else
                                                    else NextState = `STATE WRITEMISS;
        NextState = STATE READMISS;
                                                    $display ("state = WRITE");
     $display ("state = read");
                                                                                    Cont'd
                                                end
   end
```

Fall 2010

NCKU EE

```
STATE_WRITEHIT? begin
  NextState = `STATE_WRITESYS;
  $display ("state = WRITEHIT");
end
STATE WRITEMISS: begin
  NextState = `STATE_WRITESYS;
  $display ("state = WRITEmiss");
end
STATE_WRITESYS :begin
  if (WaitStateCtrCarry)
   NextState = `STATE WRITEDATA;
  else
   NextState = `STATE WRITESYS;
  $display("state = WRITEsys");
end
STATE_WRITEDATA. begin
  NextState = `STATE IDLE;
  $display ("State = WRITEdata");
end
endcase
```


```
task OutputVec;
input [9:0] vector;
begin
 LoadWaitStateCtr=vector[9];
 PReadyEnable=vector[8];
 Ready=vector[7];
 Write=vector[6];
 SysStrobe=vector[5];
 SysRW=vector[4];
 CacheDataSelect=vector[3]
 PDataSelect=vector[2]
 PDataOE=vector[1]
 SysDataOE=vector[0];
end
endtask
```

Cont'd

```
always @ (State)
case (State)
                               9876543210
 `STATE IDLE:
                 OutputVec(10`b000000000);
 `STATE READ:
                 OutputVec(10`b0100000010);
 `STATE READMISS:
                          OutputVec(10'b1000110010);
 `STATE READSYS:
                          OutputVec(10'b0000010010);
 `STATE READDATA:
                          OutputVec(10'b0011011110);
 `STATE WRITEHIT:
                          OutputVec(10'b1001101100);
 `STATE WRITE:
                          OutputVec(10'b0100000000);
 `STATE WRITEMISS:
                          OutputVec(10'b1000100001);
                          OutputVec(10'b000000001);
 `STATE WRITESYS:
 `STATE WRITEDATA:
                          OutputVec(10'b0011001101);
endcase
                                        9876543210
wire PReady = (PReadyEnable && Match && Valid)
            || Ready;
endmodule
                  System ready
                                  Cache ready
```

```
LoadWaitStateCtr=vector[9];
PReadyEnable=vector[8];
Ready=vector[7];
Write=vector[6];
SysStrobe=vector[5];
SysRW=vector[4];
CacheDataSelect=vector[3]
PDataSelect=vector[2]
PDataOE=vector[1]
SysDataOE=vector[0];
```

Result of a Short Test



Modeling Cache Memories

```
//Defines
                                              SysStrobe, SysAddress,
'define READ 1'b1
                                              SysData, SysRW,
'define WRITE 1'b0
                                              Reset, Clk
`define CACHESIZE 1024
                                              );
'define WAITSTATE 2'd2
                                             PStrobe;
                                     input
'define ADDR 15:0
                                     input
                                              [`ADDR] PAdress;
'define ADDRWIDTH 16
                                     input
                                              [`DATA]
                                                       PData:
'define INDEX 9:0
                                             PRW;
                                     input
'define TAG 15:10
                                     tuatuo
                                             PReady;
'define DATA 31:0
`define DATAWIDTH 32
                                             SysStrobe;
                                     output
`define PRESENT 1'b1
                                              [`ADDR] SysAddress;
                                     output
`define ABSENT !`PRESENT
                                             [`DATA] SysData;
                                     input
                                             SysRW;
                                     output
module cache(
                                     input
                                             Reset:
                                              Clk:
      PStrobe, Paddress,
                                     input
      PData, PRW, PReady,
                                                                 continued
```

```
// Bidirectional Buses
wire PDataOE;
wire SysDataOE;
wire [`DATA] PDataOut;
wire [`DATA] PData = PDataOE?
          PDataOut:
   `DATAWIDTH`bz;
wire ['DATA] SysData = SysDataOE?
          PData: `DATAWIDTH`bz;
wire [`ADDR] SysAddress =
   PAddress:
wire [`TAG]
              TagRamTag;
wire
        Write:
wire
        Valid;
wire
        CacheDataSelect:
wire
        PDataSelect:
wire
        Match;
```

```
TagRam TagRam(
 .Address (PAddress[`INDEX]),
 .TagIn (PAddress[`TAG]),
 .TagOut (TagRamTag[`TAG]),
 .Write
          (Write),
 .Clk
          (Clk)
ValidTam ValidRam(
 Address
 (PAddress[`INDEX]),
 .Validln (1`b1),
 .ValidOut (Valid),
 .Write
          (Write),
 .Reset
                (Reset),
 .Clk
          (Clk)
);
```

```
wire[`DATA] DataRamDataOut;
wire[`DATA] DataRamDataIn;
DataMux CacheDataInputMux(
 .S
        (CacheDataSelect),
 .A
        (SysData),
 .B
        (PData),
        (DataRamDataIn)
DataMux PDatatMux(
 .S
        (PDataSelect),
        (SysData),
 .A
        (DataRamDataOut),
 .B
        (PDataOut)
DataRam DataRam(
 .Address (PAddress[`INDEX]),
                 (DataRamDataIn),
 .DataIn
 .DataOut (DataRamDataOut),
 .Write
          (Write),
 .Clk
          (Clk)
);
```

```
Comparator Comparator(
          .Tag1
                  (PAddress[`TAG]),
          .Tag2
                  (TagRamTag),
          .Match
                  (Match)
Control Control(
   .PStrobe
                  (PStrobe).
   .PRW (PRW),
   .PReadv
                  (PReady),
   .Match (Match),
   .Valid (Valid),
   .CacheDataSelect (CacheDataSelect),
   .PDataSelect (PDataSelect),
   .SysDataOE
                 (SysDataOE),
   .Write (Write),
   .PDataOE
                  (PDataOE),
                  (SysStrobe),
   .SysStrobe
                  (SysRW),
   .SysRW
   .Reset (Reset),
   Clk
          (Clk)
endmodule
```

```
module Control(
   PStrobe, PRW, Ready,
   Match, Valid, Write,
   CacheDataSelect,
   PDataSelect,
   SysDataOE, PDataOE,
   SysStrobe, SysRW, Reset,
   Clk,
input PStrobe, PRW;
output PReady;
input Match, Valid;
output Write;
output CacheDataSelect;
output PDataSelect;
output SysDataOE, PDataOE;
output SysStrobe, SysRW;
input Reset;
input Clk;
```

```
wire [1:0] WaitStateCtrInput =
                 `WAITSTATES -2`d1:
wire WaitStateCtrCarry:
reg LoadWaitStateCtr;
WaitStateCtr WaitStateCtr(
   .Load (LoadWaitStateCtr),
   .LoadValue
                  (WaitStateCtrCarry),
   .Carry (WaitStateCtrCarry),
   .Clk (Clk)
reg PReadyEnable;
reg SysStrobe, SysRW;
reg SysDataOE;
reg Write;
reg Ready;
reg CacheDataSelect, PDataSelect;
reg PDataOE;
reg [3:0] State; NextState
```

```
Case (State)
reg[3:0]NextState;
                                         `STATE IDLE: begin
                                             if (PStrobe && PRW == `READ)
`define STATE IDLE
                         4`d0
                                                  NextState = `STATE_READ;
define STATE READ
                         4'd1
`define STATE READMISS 4'd2
                                             else if (PStrobe && PRW ==` WRITE)
define STATE READSYS
                        4'd3
                                                  NextState = `STATE_WRITE;
`define STATE READDATA 4'd4
                                             else NextState = `STATE IDLE:
define STATE WRITE
                       4'd5
                                         end
`define STATE WRITEHIT 4'd6
                                         `STATE_READ : begin
define STATE WRITEMISS 4'd7
                                             if (Match && Valid)
define STATE WRITESYS
                         4'd8
                                                  NextState = `STATE IDLE;
`define STATE WRITEDATA 4'd9
                                             else NextState = `STATE READMISS;
always @ (posedge Clk)
                                         end
   State = Reset?
                                         `STATE_READMISS : begin
          `STATE IDLE : NextState;
                                                  NextState = `STATE_READSYS;
                                         end
always @ (State or PStrobe or
                                         `STATE READSYS : begin
        PRW or Match or
                                             if(WaitStateCtrCarry)
        Valid or WaitStateCtrCarry)
                                                  NextState = `STATE READDATA;
                                             else NextState = `STATE READSYS;
                                         end
                                                              continued
```

```
`STATE READDATA: begin
     NextState = `STATE_IDEL;
end
`STATE_WRITE : begin
    if (Match && Valid)
     NextState = `STATE WRITEHIT;
   else
     NextState = `STATE READMISS;
end
`STATE_WRITEHIT : begin
     NextState = `STATE_WRITESYS;
end
`STATE_WRITEMISS : begin
     NextState = `STATE WRITESYS;
end
`STATE WRITESYS : begin
   if (WaitStateCtrCarry)
     NextState = `STATE WRITEDATA;
   else NextState = `STATE_WRITESYS;
end
```

```
`STATE_WRITEDATA : begin
          NextState = `STATE IDLE;
   end
   default:NextState = `STATE IDLE;
 endcase
task OutputVec;
input [9:0] vector;
begin
 {LoadWaitStateCtr. PReadyEnable.
  Ready, Write, SysStrobe, SysRW,
  CacheDataSelect,
  DataSelect,PDataOE, SysDataOE} =
 vector;
end
endtask
```

```
always @ (State)
case (State)
    `STATE IDLE:
                             OutputVec(10`b0000000000);
    `STATE READ:
                    OutputVec(10'b0100000010):
                             OutputVec(10'b1000110010);
    `STATE READMISS:
    STATE READSYS:
                             OutputVec(10'b0000010010):
                             OutputVec(10'b0011011110);
    `STATE READDATA:
                             OutputVec(10'b1001101100);
    `STATE WRITEHIT:
    `STATE_WRITE: OutputVec(10'b0100000000);
                             OutputVec(10'b1000100001);
    `STATE WRITEMISS:
                             OutputVec(10'b000000001);
    `STATE WRITESYS:
                             OutputVec(10'b0011001101);
   `STATE WRITEDATA:
                    OutputVec(10'b0000000000):
    default:
endcase
wire PReady = (PReadyEnable && Match && Valid) || Ready;
endmodule
module DataMux(S, A, B, Z);
 input S; //Select Line
 input [`DATA] A, B, Z;
 wire [DATA] Z = S ? A: B:
endmodule
                                          continued
```

```
module WaitStateCtr(Load,
                                      module TagRam(Address, TagIn, TagOut,
                                                       Write, Clk);
           LoadValue, Carry, Clk);
                                      input [`INDEX]Address;
input Load;
                                      input [TAG] TagIn;
                                      output [`TAG] TagOut;
input [1:0] LoadValue;
output Carry;
                                      input Write;
input Clk;
                                      input Clk;
reg [1:0] Count;
                                      reg [TAG] TagOut;
always @ (posedge Clk)
                                      reg [`TAG] TagRam [`CACHESIZE-1:0];
 if (Load)
   Count = LoadValue;
                                      always @ (negedge Clk)
 else
                                        if (Write) TagRam[Address]=TagIn; //write
   Count = Count - 2'b1:
                                      always @ (posedge Clk)
wire Carry = Count == 2'b0;
                                          TagOut = TagRam[Address]; //read
endmodule
                                      endmodule
                                                            continued
```

```
module ValidRam(
                                    always @ (posedge Clk)
       Address,
                                       if (Write &&!Reset)
       Validln,
                                          ValidBits[Address]=ValidIn; // write
       ValidOut,
                                       else if (Reset)
       Write,
                                          for (i=0; i<`CACHESIZE;i=i+1)
       Reset,
                                              ValidBits[I]=`ABSENT; //reset
       Clk
                                    always @ (posedge Clk)
           [`INDEX]Address;
input
                                       validOut = ValidBits[Address]; //read
          Validln;
input
          ValidOut;
output
                                    endmodule
          Write;
input
input
          Reset:
input
          Clk:
reg ValidOut;
reg [`CACHESIZE-1:0] ValidBits;
integer i;
```


```
module DataRam(Address, DataIn,
                DataOut, Write, Clk);
         [`INDEX] Address;
input
input
         [`DATA] DataIn;
output [`DATA] DataOut;
input
       Write:
input Clk;
reg [`DATA] Dataout;
reg [`Data] Ram [`CACHESIZE-1:0];
always @ (posedge Clk)
 if(Write)
   Ram[Address]=DataIn; //write
 always @ (posedge Clk)
   DataOut = Ram[Address]; //read
endmodule
```

```
module Comparator(Tag1, Tag2, Match);

input [`TAG] Tag1;
input [`TAG] Tag2;
output Match;

wire Match = Tag1 == Tag2;
endmodule
```

2-Way Cache Organization



Fall 2010 VLSI System Design NCKU EE LY Chiou

4-Way Cache Organization

