

## Summary - Lime ADC(PRELIMINARY RELEASE)

Name	lime_adc
Worker Type	Device
Version	v1.3
Release Date	February 2018
Component Library	ocpi.assets.devices
Workers	lime_adc.hdl
Tested Platforms	

## Functionality

The Lime ADC device worker converts the Lime LMS6002Dr2 Transceiver ADC interface into the OpenCPI WSI interface. The ADC data enters the worker in the sample clock domain (ADC\_CLK) and is registered, de-interleaved, sign-extended, and converted to the control clock domain.

## Worker Implementation Details

### lime\_adc.hdl

Figure 1 shows the Lime ADC signal timing interface in the sample clock domain. There are 14 input signals in the interface: ADC\_CLK(1), RX\_IQ\_SEL(1), and RXD(12). The format of the data (RXD) is interleaved complex samples. One data sample (I and Q) is clocked in every two ADC\_CLK cycles with RX\_IQ\_SEL serving as the qualifier for the I sample. The data width for the ADC is 12 bits and the data format is two's complement.




Figure 1: Lime ADC Interface: Sample Clock Domain

The clock domain crossing (CDC) from the sample clock to the OpenCPI control clock is performed using a two-clocked synchronizing FIFO with data width of 24 bits and depth of 4096. Data is loaded into the FIFO using RX\_IQ\_SEL and unloaded when the downstream worker is ready. In the event that a sample cannot be loaded into the FIFO, the **overflow** property is set and remains set until it is cleared. The FIFO output signals are then translated into the WSI interface, which can be seen in Figure 2. The number of 32 bit complex samples transferred between start-of-message (SOM) and end-of-message (EOM) is set using the worker's **messageSize** property, where **messageSize** is in bytes and there are four bytes per complex output sample.

ADC\_CLK can originate from one of three sources depending on the value of the parameters. The table below describes the valid settings.

USE_CLK_OUT_p	USE_CLK_IN_p	USE_CTL_CLK_p	ADC_CLK
True	X	X	RX_CLK_OUT
False	True	X	RX_CLK_IN
False	False	True	ctl_in.clk

RX\_CLK can be driven by this worker by setting the DRIVE\_CLK\_p parameter or it can be driven from another source external to the worker.





Figure 2: WSI Interface: Control Clock Domain

## Theory

The main purpose of this worker is to perform a CDC for a data bus. The decision was made to implement the CDC using a two-clocked FIFO in an effort to target resources native the FPGA.

## Block Diagrams

### Top level



## Source Dependencies

### lime\_adc.hdl

- ocpi.assets/hdl/devices/lime\_adc.hdl/lime\_adc.vhd
- ocpi.core/hdl/primitives/util/sync\_status.vhd
  - Generates the overrun event when the ADC tries to load a sample and the ADC FIFO is full
- ocpi.core/hdl/primitives/util/adc\_fifo.vhd
  - Performs the clock domain crossing from the sample clock to the control clock domain

# Component Spec Properties

Name	Type	SequenceLength	ArrayDimensions	Accessibility	Valid Range	Default	Usage
overrun	Bool	-	-	Writable, Volatile	Standard	-	Flag set when ADC tries to load a sample and the ADC FIFO is full. Once high, this flag is not cleared (i.e. set low) until the property is written to again (the flag clears regardless of write value, i.e. writing true or false both result in a value of false, also note that a property write happens on reset).
messageSize	-	-	-	Initial, Readable	-	-	Number of bytes in output message

## Worker Properties

### lime\_adc.hdl

Type	Name	Type	SequenceLength	ArrayDimensions	Accessibility	Valid Range	Default	Usage
Property	other_present	Bool	-	-	Readable	-	-	Not implemented. Flag to indicated presence of DAC worker
Property	DRIVE_CLK_p	Bool	-	-	Parameter	Standard	1	Drive the clock sent to Lime (RX.CLK). Some platforms do not connect RX.CLK to the FPGA, making this parameter false
Property	USE_CLK_IN_p	Bool	-	-	Parameter	Standard	0	Use copy of clock sent to Lime (RX.CLK) as ADC.CLK. Not guaranteed to be aligned with RX data
Property	USE_CTL_CLK_p	Bool	-	-	Parameter	Standard	1	Use control clock as ADC.CLK. This is primarily for testing the component.
Property	divisor	-	-	-	Writable	-	-	Not implemented. Divider for ADC clock. This is primarily for testing the component.
Property	USE_CLK_OUT_p	Bool	-	-	Parameter	Standard	1	Use clock output from Lime (RX.CLK.OUT) as ADC.CLK. RX.CLK.OUT is aligned with RX data
Property	source	Enum	-	-	Initial	adc,count,loopback	adc	Not implemented. Runtime property to indicate worker parameter configuration
SpecProperty	messageSize	-	-	-	-	-	8192	Number of bytes in output message
SpecProperty	overrun	-	-	-	-	-	0	Flag set when ADC tries to load a sample and the ADC FIFO is full. Once high, this flag is not cleared (i.e. set low) until the property is written to again (the flag clears regardless of write value, i.e. writing true or false both result in a value of false, also note that a property write happens on reset).

## Component Ports

Name	Producer	Protocol	Optional	Advanced	Usage
out	true	iqstream_protocol	true	-	Signed complex samples

## Worker Interfaces

### lime\_adc.hdl

Type	Name	DataWidth	Advanced	Usage
StreamInterface	out	32	-	Signed complex samples

Signals

Name	Type	Width	Description
RX_CLK	Output	1	Clock input to Lime
RX_CLK_OUT	Input	1	Clock output from Lime
RX_IQ_SEL	Input	1	IQ Select from Lime
RXD	Input	12	Lime ADC data bus. IQ interleaved
RX_CLK_IN	Input	1	Copy of RX_CLK sent to FPGA

## Control Timing and Signals

The Lime ADC device worker uses the clock from the Control Plane and Control Plane signals.

The latency through the worker from the ADC pins to the output port is 2 sample clock cycles and 1 control clock cycle. The data is registered twice in the sample clock domain (once to capture the ADC pins, and once to capture I and Q) before it is loaded into the CDC FIFO.

## Performance and Resource Utilization

### lime\_adc.hdl

The table entries for configuration “0” are a result of building the worker for the following (Matchstiq-Z1-related) parameter set. Note that there are two global clocks (GCLKs), one for the control plane clock, and one for the Lime ADC-sourced clock (Fmax is assumed to be worst case for all available clocks).

The Virtex-6 implementation is specific to the Zipper card’s pin locations, which exhibit suboptimal timing due to the Lime ADC’s clock pin location on the FPGA. Table entries for configuration1 “1” are a result of building the worker for the (Zipper-related) parameter set.

#### Worker Build Configuration “0”:

Table entries are a result of building the worker with the following parameter sets:

- DRIVE\_CLK\_p=0
- ocpi\_endian=little
- USE\_CLK\_OUT\_p=1
- USE\_CTL\_CLK\_p=0
- USE\_CLK\_IN\_p=0
- ocpi\_debug=false

Table 1: Worker Build Configuration “0”

OpenCPI Target	Tool	Version	Device	Registers	LUTs	Fmax (MHz)	Memory/Special Functions
stratix4	Quartus	15.1.0	N/A	273	214	N/A	N/A
virtex6	ISE	14.7	6vcx75tff484-2	270	258	356.069	BUFG/BUFGCTRLs=1
zynq	Vivado	2017.1	xc7z020clg400-3	274	153	308.452	BUFGs=1 RAMB36E1s=3 BUFGCTRLs=1
zynq_ise	ISE	14.7	7z010clg400-3	270	231	468.033	BUFG/BUFGCTRLs=1

#### Worker Build Configuration “1”:

Table entries are a result of building the worker with the following parameter sets:

- DRIVE\_CLK\_p=0
- ocpi\_endian=little
- USE\_CLK\_OUT\_p=0
- USE\_CTL\_CLK\_p=0
- USE\_CLK\_IN\_p=1
- ocpi\_debug=false

Table 2: Worker Build Configuration “1”

OpenCPI Target	Tool	Version	Device	Registers	LUTs	Fmax (MHz)	Memory/Special Functions
stratix4	Quartus	15.1.0	N/A	273	214	N/A	N/A
virtex6	ISE	14.7	6vcx75tff484-2	270	258	356.069	BUFG/BUFGCTRLs=1
zynq	Vivado	2017.1	xc7z020clg400-3	274	153	308.452	BUFGs=1 RAMB36E1s=3 BUFGCTRLs=1
zynq_ise	ISE	14.7	7z010clg400-3	270	231	468.033	BUFG/BUFGCTRLs=1

## Test and Verification

To be detailed in a future release.

## References

- 1) LMS6002D Datasheet, [www.limemicro.com](http://www.limemicro.com)