

Summary - Matchstiq-Z1 I2C

Name	matchstiq_z1_i2c
Worker Type	Device
Version	v1.4
Release Date	February 2018
Component Library	ocpi.assets.platforms.matchstiq_z1.devices
Workers	matchstiq_z1_i2c.hdl
Tested Platforms	Matchstiq-Z1(PL)

Worker Implementation Details

The Matchstiq-Z1 I2C device worker uses the subdevice construct to implement the I2C bus for the Matchstiq-Z1 platform. Matchstiq-Z1 I2C supports 5 device workers:

1. Si5338
2. Matchstiq-Z1 AVR
3. Pca9534
4. Pca9535
5. Tmp100

Matchstiq-Z1 I2C uses the i2c primitive library which is based upon the OpenCores I2C controller. This revision of the device worker supports 8 bit and 16 bit I2C accesses.

Block Diagrams

Top level




Figure 1: I2C Connection Block Diagram

State Machine

Source Dependencies

matchstiq_z1_i2c.hdl

- assets/hdl/platforms/matchstiq_z1/matchstiq_z1_i2c.hdl/matchstiq_z1_i2c.vhd
- assets/hdl/primitives/i2c/i2c_pkg.vhd
 - assets/hdl/primitives/i2c/i2c_opencores_ctrl.vhd
 - assets/hdl/primitives/i2c/i2c_master_byte_ctrl.v
 - assets/hdl/primitives/i2c/i2c_master_bit_ctrl.v
 - assets/hdl/primitives/i2c/timescale.v
 - assets/hdl/primitives/i2c/i2c_master_defines.v
- core/hdl/primitives/ocpi/raw_arb.vhd

I2C OpenCores Controller State Machine State Machine is clocked by WCI_CLK




Figure 2: I2C OpenCores Controller State Machine

Component Spec Properties

Name	Type	SequenceLength	ArrayDimensions	Accessibility	Valid Range	Default	Usage
NUSERS_p	-	-	-	Readable, Parameter	-	5	Number of supported devices
SLAVE_ADDRESS_p	UChar	-	NUSERS_p	Readable, Parameter	-	-	Array of I2C Slave Addresses
CLK_FREQ_p	Float	-	-	Readable, Parameter	-	100e6	Input clock rate which is divided down to create I2C clock

Worker Interfaces

matchstiq_z1_i2c.hdl

Type	Name	DataWidth	Advanced	Usage
RawProp	rprops	-	Count=NUSERS_p Optional=true	Raw properties connections for master devices Index 0: matchstiq_z1_avr Index 1: si5338 Index 2: tmp100 Index 3: pca9534 Index 4: pca9535

Signals

Name	Type	Width	Description
SDA	Inout	1	I2C Data
SCL	Inout	1	I2C Clock

Control Timing and Signals

The Matchstiq-Z1 I2C HDL device worker uses the clock from the Control Plane and standard Control Plane signals.

Worker Configuration Parameters

matchstiq_z1_i2c.hdl

Table 1: Table of Worker Configurations for worker: matchstiq_z1_i2c

Configuration	NUSERS_p	ocpi_endian	CLK_FREQ_p	SLAVE_ADDRESS_p	ocpi_debug
0	5	little	100000000.0	69113723332	false
1	5	little	500000000.0	69113723332	false

Performance and Resource Utilization

matchstiq_z1_i2c.hdl

Table 2: Resource Utilization Table for worker: matchstiq_z1_i2c

Configuration	OCPI Target	Tool	Version	Device	Registers (Typ)	LUTs (Typ)	Fmax (MHz) (Typ)	Memory/Special Functions
0	zynq	Vivado	2017.1	xc7z020clg484-1	104	328	N/A	N/A
1	zynq	Vivado	2017.1	xc7z020clg484-1	104	328	N/A	N/A

Test and Verification

Testing of the Matchstiq-Z1 I2C device worker consists of a C++ test bench that use the Application Control Interface API to command the UUT.

Hardware

Hardware testing of the Matchstiq-Z1 I2C device worker consists of connecting the Matchstiq-Z1 RX SMA panel to a signal generator before running the testbench. The signal generator should be set to 2.140001 GHz at -55 dBm. Building the testbench assumes that the Matchstiq-Z1 platform has been built. Details on how to build the Matchstiq-Z1 platform can be found in the Matchstiq-Z1 platform document.

The testbench checks the functionality of the I2C devices and generates an output file (odata/testbench_rx.out) with the received input data. Should the testbench complete successfully (AVR serial number = 6026), a file i2c_hw_testbench.results is produced for use with automated testing. Figure 1 shows the expected result for the received data. These results should be inspected manually as the testbench does not verify these trends.




Figure 3: Expected Results

References

- 1) The Matchstiq-Z1 Software Development Manual (provided by Epiq with the Platform Development Kit)