# OpenCPI Rx App Guide (E310 Supplement)

Version 1.5

## Revision History

Revision	Description of Change	Date
v1.3.1-E3XX	Updated for E310 support	3/2018
v1.4	Updated with simplifications and references to assets' document	9/2018
v1.5	Version bumpy only	9/2019

## Table of Contents

1	Document Scope								
2 Description									
3	Hardware Portability	4							
4	Building the Application 4.1 Common Application Worker Dependencies 4.2 Hardware-Specific Worker Dependencies 4.3 HDL Assembly and HDL Container 4.4 Performance and Resource Utilization 4.5 Executable	4 5 6							
5	Testing the Application 5.1 Sample Test Setup 5.2 Artifacts 5.3 Arguments to executable 5.4 Library Path Requirements 5.5 Expected results 5.6 Using a RF Signal Generator 5.7 Known Issues	7 7 7 7 8							
6	Appendix A: Worker Parameters	11							
7	Appendix B: Artifacts	12							

## 1 Document Scope

This document describes the ANGRYVIPER Receive demo application or "Rx App". It includes a description of the RX App application and instructions on how to setup the various supported hardware platforms, build and execution of the application.

## 2 Description

For more information on this application, see ocpi.assets's more in-depth version of the  $RX_{-app}$  document.

## 3 Hardware Portability

This application is specific to the e3xx platform.

## 4 Building the Application

#### 4.1 Common Application Worker Dependencies

The following application workers, sorted by component library name, must be built prior to building the RX application assembly. See Appendix A for the parameter configurations used in the application, and see the individual component datasheets for more information.

• ocpi.core

file\_write.rcc

• ocpi.assets.util\_comps

timestamper.hdl

• ocpi.assets.dsp\_comps

 $cic\_dec.hdl$ 

complex\_mixer.hdl

iq\_imbalance\_fixer.hdl

dc\_offset\_filter.hdl

### 4.2 Hardware-Specific Worker Dependencies

The following workers, sorted by component library name, must be built prior to building RX app. See Appendix A for the parameter configurations used in the application, and see the individual component datasheets for more information and build instructions.

#### E310

• ocpi.bsp.e310.cards

e3xx\_mimo\_xcvr\_filter\_proxy.rcc

e3xx\_mimo\_xcvr\_filter.hdl

 $e3xx_i2c.hdl$ 

 $e3xx\_rx.rcc$ 

 $e3xx_mimo_xcvr_ad5662.hdl$ 

## 4.3 HDL Assembly and HDL Container

For more information on this application, see ocpi.assets's more in-depth version of the  $RX\_app$  document.

## 4.4 Performance and Resource Utilization

 $\begin{tabular}{ll} Table 1: Resource Utilization Table for hdl-assembly "dc\_offset\_iq\_imbalance\_mixer\_cic\_dec\_timestamper" \\ \end{tabular}$ 

Container	OCPI Platform	OCPI Target	Tool	Version	Device	Registers (Typ)	LUTs (Typ)	Fmax (MHz) (Typ)	Memory/Special Functions
cnt_1rx_0tx_thruasm_mode_2_cmos_e3xx	e3xx	zynq	Vivado	2017.1	xc7z020clg484-1	10172	10121	100.0	DSP48E1: 15 ODDR: 1 BUFGCTRL: 2 BUFG: 2 RAMB36E1: 18 RAMB18E1: 1

#### 4.5 Executable

To build for the E310 (which runs the xilinx13<sub>-4</sub> PetaLinux operating system), run the following command from the  $rx\_app$  directory:

```
ocpidev build --rcc-platform xilinx13_4
```

For more information on this application, see ocpi.assets's more in-depth version of the  $RX_{-app}$  document.

### 5 Testing the Application

#### 5.1 Sample Test Setup

For more information on this application, see ocpi.assets's more in-depth version of the  $RX_{-app}$  document.

#### 5.2 Artifacts

For more information on this application, see ocpi.assets's more in-depth version of the  $RX_{-}app$  document. Appendix B includes a list of the artifacts required for each platform and mode.

#### 5.3 Arguments to executable

For more information on this application, see ocpi.assets's more in-depth version of the  $RX_{-app}$  document.

#### 5.4 Library Path Requirements

Prior to running the application, the environment variable OCPI\_LIBRARY\_PATH must be configure, such that, all of the Rx application's run-time artifacts can be located. OpenCPI conveniently provides access to a project's run-time artifacts at the top-level of each project in a directory called artifacts. Reference the OpenCPI Application Development Guide for more about OCPI\_LIBRARY\_PATH.

Run "make show" in the application directory for a recommended OCPI\_LIBRARY\_PATH.

#### 5.5 Expected results

A python script is included with the application for plotting the received data in both the time and frequency domain. Using the test setup shown above and the default settings for the GNUradio block diagram, run the application with the following arguments:

#### E310

The output file can then be plotted with the python script with the following syntax and the output can be seen below:

python ./scripts/plotAndFftAndTime.py odata/rx\_app\_raw.out complex 18000 256000 16352 Alternatively, the shortened file can be plotted which will ignore optionally unwanted startup data:

```
python ./scripts/plotAndFftAndTime.py odata/rx_app_shortened.out complex 18000 256000 16352
```

The default sample rate for the GNU radio block diagram is 512 kS/s. It is recommended that when using RX app with this input signal that a sample rate close to 512 kS/s be used. Higher sample rates are still valid, but may produce plots that look drastically different than those shown here.

Timestamps are embedded, optionally, in the output file, and in addition to plotting, the script parses out and prints the timestamps. An example output gathered using the syntax above:

```
Timestamp at index: 000000000 : 1.0728292 Seconds: 0x1 Fraction: 0x12a4eec4

Timestamp at index: 000008180 : 1.0887978 Seconds: 0x1 Fraction: 0x16bb73ba ('Delta: 0.0159686', 'Expected:, 0.0159688')

Timestamp at index: 000016360 : 1.1047664 Seconds: 0x1 Fraction: 0x1ad1f906 ('Delta: 0.0159686', 'Expected:, 0.0159688')
```

A small discrepancy (+/- 10) between Delta and Expected is typical. The difference is an artifact of the resolution of the fractional part of the timestamp applied in the timestamper HDL component. More information can be found in the timestamper component datasheet.




Figure 1: Output of RX app

#### 5.6 Using a RF Signal Generator

An arbitrary RF signal generator can be used with RX app instead of the Ettus N210.

#### Hardware Setup

- $\bullet\,$  Signal generator is set to 2400.8 MHz with an amplitude of -40 dBm.
- $\bullet\,$  Signal generator is connected to the E310 TRXA SMA.

#### Example 1 - Execution (remote system)


An example run with an IF tune freq of 0.1 MHz would be as follows.

```
SAMP_RATE_MHZ=2.5
RF_TUNE_FREQ_MHZ=2400
IF_TUNE_FREQ_MHZ=0.1
./<target>/rx_app $RF_TUNE_FREQ_MHZ $SAMP_RATE_MHZ -1 24 2.5 -1 $IF_TUNE_FREQ_MHZ 1 1 e3xx TRXA
```

#### Example 1 - Verification (development system)

Verify that the signal generator tone exists at 700,000 Hz in the plotted baseband signal FFT (calculated as signal generator frequency - RF tune frequency - IF tune frequency = 2400.8 MHz - 2400 MHz - 0.1 MHz = 700,000 Hz).

```
SAMP_RATE_HZ=2500000
python ./scripts/plotAndFftAndTime.py odata/rx_app_shortened.out complex 65536 $SAMP_RATE_HZ 16352 &
```






Figure 2: Output of RX app

#### Example 2 - Execution (remote system)

An example run with an IF tune freq of 0 MHz would be as follows.

```
SAMP_RATE_MHZ=2.5


RF_TUNE_FREQ_MHZ=2400

IF_TUNE_FREQ_MHZ=0
./<target>/rx_app $RF_TUNE_FREQ_MHZ $SAMP_RATE_MHZ -1 24 2.5 -1 $IF_TUNE_FREQ_MHZ 1 1 e3xx TRXA
```

#### Example 2 - Verification (development system)

Verify that the signal generator tone exists at 800,000 Hz in the plotted baseband signal FFT (calculated as signal generator frequency - RF tune frequency - IF tune frequency = 2400.8 MHz - 2400 MHz - 0 MHz = 800,000 Hz).

# SAMP\_RATE\_HZ=2500000 python ./scripts/plotAndFftAndTime.py odata/rx\_app\_shortened.out complex 65536 \$SAMP\_RATE\_HZ 16352 &






Figure 3: Output of RX app

#### 5.7 Known Issues

• If the path /var/volatile does not exist or requires root permission to write to, you will need to modify the ACI and the application XML to use a different directory for writing data. This involves simply finding and replacing /var/volatile with a different directory in the .cxx and .xml files. Failing to make this change when necessary may result in a segmentation fault error at application runtime.

## 6 Appendix A: Worker Parameters

#### E310

```
• cic_dec.hdl N = 3 M = 1 R = 8 DIN_WIDTH = 16 ACC_WIDTH = 25 DOUT_WIDTH = 16
```

 $\bullet$  complex\_mixer.hdl

```
NCO_DATA_WIDTH_p = 12

INPUT_DATA_WIDTH_p = 12

CORDIC_STAGES_p = 16

PEAK_MONITOR_p = true
```

• iq\_imbalance\_fixer.hdl

```
\begin{aligned} & \text{DATA\_WIDTH\_p} = 16 \\ & \text{ACC\_PREC\_p} = 34 \\ & \text{PEAK\_MONITOR\_p} = \text{true} \end{aligned}
```

• dc\_offset\_filter.hdl

$$\begin{split} \mathrm{DATA\_WIDTH\_p} &= 16 \\ \mathrm{PEAK\_MONITOR\_p} &= \mathrm{true} \end{split}$$

• e3xx\_i2c.hdl

$$\begin{split} \text{CP\_CLK\_FREQ\_p} &= 100e6 \\ \text{FMC\_GA1} &= 0 \\ \text{FMC\_GA0} &= 0 \end{split}$$

 $\bullet$  ad9361\_spi.hdl

$$CP\_CLK\_FREQ\_HZ\_p = 100e6$$

 $\bullet$  ad9361\_data\_sub.hdl

```
LVDS_p = false

HALF_DUPLEX_p = false

SINGLE_PORT_p = true

SWAP_PORTS_p = false

DATA_CLK_Delay = 11

RX_Data_Delay = 0

FB_CLK_DELAY = 12
```

 $\bullet$  ad9361\_adc\_sub

$$\begin{split} \text{LVDS\_p} &= \text{false} \\ \text{HALF\_DUPLEX\_p} &= \text{false} \\ \text{SINGLE\_PORT\_p} &= \text{true} \end{split}$$

 $TX_DATA_DELAY = 0$ 

 $\bullet$  ad9361\_dac\_sub

```
\begin{split} \text{LVDS\_p} &= \text{false} \\ \text{HALF\_DUPLEX\_p} &= \text{false} \\ \text{SINGLE\_PORT\_p} &= \text{true} \end{split}
```

## 7 Appendix B: Artifacts

#### 7.1 E310

 $\bullet \ dc\_offset\_iq\_imbalance\_mixer\_cic\_dec\_timestamper\_e3xx\_cfg\_1rx\_0tx\_mode\_2\_cmos\_cnt\_1rx\_0tx\_thruasm\_mode\_2\_cmos\_e3xx\_bitz$ 

- target-xilinx13\_4/file\_write\_s.so
- target-xilinx13\_4/e3xx\_rx\_s.so
- $\bullet$  target-xilinx13\_4/e3xx\_mimo\_xcvr\_filter\_proxy\_s.so
- target-xilinx13\_4/ad9361\_config\_proxy\_s.so