Summary - AD9361 Config

Name	$ad9361$ _config
Worker Type	Device
Version	v1.4
Release Date	October 2018
Component Library	ocpi.assets.devices
Workers	ad9361_config.hdl
Tested Platforms	 Agilent Zedboard/Analog Devices FMCOMMS2 (Vivado only) Agilent Zedboard/Analog Devices FMCOMMS3 (Vivado only) x86/Xilinx ML605/Analog Devices FMCOMMS2 x86/Xilinx ML605/Analog Devices FMCOMMS3 Ettus E310 (Vivado only)

Functionality

The AD9361 Config is a subdevice worker which provides an entry point to the major functionality of the AD9361 IC[1]. This includes both SPI bus functionality for intercommunication with the AD9361 register map as well as additional command/control between the software and the FPGA. Note that, while the register address decoding is performed within this worker, the SPI state machine itself is implemented in one or more separate, platform-specific or card-specific subdevice workers¹. This worker's register map provides an API for integrating with Analog Devices's No-OS software[2]. This integration is implemented in [7].

Worker Implementation Details


ad9361_config.hdl

The AD9361 register map is realized via a rawprops port whose communication is forwarded on to a SPI subdevice worker. The register map is implemented via the Component Spec properties for this worker, all of which correspond with the AD9361 register map specified in [4]. This worker also operates itself as subdevice which 1) conveys build-time information from the ad9361_adc_sub.hdl and ad9361_dac_sub.hdl device workers up to the processor via properties and 2) conveys processor-known assumptions about the AD9361 multichannel configuration to the ad9361_adc_sub.hdl and ad9361_dac_sub.hdl workers.

¹For an example, see [5]

Block Diagrams

Top level



Source Dependencies

$ad 9361_config.hdl$

- assets/hdl/devices/ad9361_config.hdl/ad9361_config.vhd
- assets/hdl/devices/ad9361_config.hdl/signals.vhd

Component Spec Properties

$ad 9361_config.hdl$

Scope	Name	Type	Sequence Length	Array Dimensions	Accessibility	Valid Range	Default	Usage
Property	other_present	Bool	-	-	Readable	Standard	-	Value is true if raw property port is connected.
Property	force_reset	Bool	-	-	Writable, Readable	Standard	0	If true, the force_reset signal of the dev_force_spi_reset devsignal port is 1. If false, 0.
Property	qadc0_is_present	Bool	-	-	Volatile	Standard	-	Value is true if a qadc worker is present in the bitstream that can handle channel 0 data.
Property	qadc1_is_present	Bool	-	-	Volatile	Standard	-	Value is true if a qadc worker is present in the bitstream that can handle channel 1 data.
Property	qdac0_is_present	Bool	-	-	Volatile	Standard	-	Value is true if a qdac worker is present in the bitstream that can handle channel 0 data.
Property	qdac1_is_present	Bool	-	-	Volatile	Standard	-	Value is true if a qdac worker is present in the bitstream that can handle channel 1 data.
Property	rx_frame_usage	Enum	-	-	Volatile	enable, tog- gle	-	Value represents the only supported usage of the AD9361 RX_FRAME_P pin.
Property	data_bus_index_direction	Enum	-	-	Volatile	normal, re- verse	-	Value represents the expected direction of the AD9361 data buses.
Property	data_clk_is_inverted	Bool	-	-	Volatile	Standard	-	Value represents the expected inversion of the AD9361 DATA_CLK_P pin.
Property	rx_frame_is_inverted	Bool	-	-	Volatile	Standard	-	Value represents the expected inversion of the AD9361 RX_FRAME_P pin.
Property	p0_p1_are_swapped	Bool	-	-	Volatile	Standard	-	Value represents the expected usage of the AD9361 P0_D/P1_D data ports.
Property	iostandard	Enum	-	-	Volatile	CMOS, LVDS	-	Value represents the only supported AD9361 data port configuration.
Property	port_config	Enum	-	-	Volatile	single, dual	-	Value represents the only supported AD9361 data port configuration.
Property	duplex_config	Enum	-	-	Volatile	half_duplex, full_duplex, run- time_dynamic	-	Value represents the only supported AD9361 data port configuration.
Property	data_rate_config	Enum	-	-	Volatile	SDR, DDR	-	Value represents the only supported AD9361 data port configuration.
Property	config_is_two_r	Bool	-	-	Readable, Writable	Standard	-	Should be set to true when both RX channels are used and false when one RX channel is used.
Property	config_is_two_t	Bool	-	-	Readable, Writable	Standard	-	Should be set to true when both TX channels are used and false when one TX channel is used.
Property	force_two_r_two_t_timing	Bool	-	-	Readable, Writable	Standard	-	Should be set to true when 2R2T timing is forced (the AD9361 register 0x010 bit D2 is 1) and false when not foced (D2 is 0).
Property	Half_Duplex_Mode	Bool	-	-	Writable	Standard	False	- ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `
Property	ENSM_Pin_Control	Bool	-	-	Writable	Standard	True	Intended to match AD9361 register 0x014 bit D4.
Property	Level_Mode	Bool	-	-	Writable	Standard	False	Intended to match AD9361 register 0x014 bit D3.
Property	FDD_External_Control_Enable	Bool	-	-	Writable	Standard	False	Intended to match AD9361 register 0x014 bit D7.

AN
GRY
VIP
H
Team

Property	ENABLE_force_set	Bool	-	-	Writable	Standard	False	Forces set of AD9361 ENABLE pin.
Property	TXNRX_force_set	Bool	-	-	Writable	Standard	False	Forces set of AD9361 TXNRX pin.
 Property	AD9361 register set (see Appendix 1)							

Component Ports

Name	Producer	Protocol	Optional	Advanced	Usage
-	-	-	-	-	-

Worker Properties

Name	Type	SequenceLength	ArrayDimensions	Accessibility	Valid Range	Default	Usage
pin_control_p	Bool	-	-	Parameter	Standard	-	Whether RX/TX powerdown via pin control is possible.

Worker Interfaces

$ad 9361_config.hdl$

Type	Name	Master
Rawprop	rawprops	True

Type	Name	Count	Optional	Master	Signal	Direction	Width	Description					
DevSignal	dev_force_spi_reset	1	False	True	force_reset	Output	1	Used to force AD9361 RESETB pin, which is active-low, to logic 0.					
					iostandard_is_lvds	Input	1	Value is 1 if the buildtime configuration was for the LVDS mode and 0 otherwise.					
DevSignal	dev_cfg_data_port	1	False	True	p0_p1_are_swapped	Input	1	Value is 1 if the buildtime configuration was with the AD9361 P0 and P1 data port roles inverted and 0 otherwise.					
					config_is_two_r	Input	1	Some data port configurations (such as LVDS) require the TX bus to use 2R2T timing if either 2 TX or 2 RX channels are used. For example, if using LVDS and this has a value of 1, 2R2T timing will be forced.					
					ch0_handler_is_present	Output	1	Value is 1 if the dev_data_ch0 dev signal is connected to a worker (that "handles" the data) and 0 otherwise. This is expected to be hardcoded at buildtime.					
					ch1_handler_is_present	Output	1	Value is 1 if the dev_data_ch1 dev signal is connected to a worker (that "handles" the data) and 0 otherwise. This is expected to be hardcoded at buildtime.					
					data_bus_index_direction	Output	1	Value is 1 if the bus indexing of the P0_D/P1_D signals from dev_data_from_pins was reversed before processing. This is expected to be hardcoded at buildtime.					
					data_clk_is_inverted	Output	1	Value is 1 if the clock in via dev_data_clk was inverted inside this worker before used as an active-edge rising clock. This is expected to be hardcoded at buildtime.					
			True	False	False	islvds	Output	1	Value is 1 if DIFFERENTIAL_p has a value of true and 0 if DIFFERENTIAL_p has a value of false. Because DIFFERENTIAL_p is a parameter property, this is hardcoded at buildtime.				
DevSignal	dev_cfg_data	2				isdualport	Output	1	Value is 1 if PORT_CONFIG_p has a value of dual and 0 if PORT_CONFIG_p has a value of single. Because PORT_CONFIG_p is a parameter property, this is hardcoded at buildtime.				
										isfullduplex	Output	1	Value is 1 if DUPLEX_CONFIG_p has a value of full_duplex and 0 if DUPLEX_CONFIG_p has a value of half_duplex. Because DUPLEX_CONFIG_p is a parameter property, this is hardcoded at buildtime.
						isDDR	Output	1	Value is 1 if DATA_RATE_CONFIG_p has a value of DDR and 0 if DATA_RATE_CONFIG_p has a value of SDR. Because DATA_RATE_CONFIG_p is a parameter property, this is hard-coded at buildtime.				
					present	Output	1	Used to communicate to ad9361_config.hdl that it should validate the islvds, isdualport, isfullduplex, and isddr signals against similar signals in the ad9361_adc_sub.hdl and ad9361_data_sub.hdl workers if they are present in the bitstream. This is expected to be hardcoded at buildtime.					
DevSignal	dev_cfg_data_rx	1	True	False	rx_frame_usage	Output	1	Value is 1 of worker was built with the assumption that the RX frame operates in its toggle setting and 0 if the assumption was that RX frame has a rising edge on the first sample and then stays high. This value is intended to match that of AD9361 register 0x010 BIT D3[4]. This is expected to be hardcoded at buildtime.					
					rx_frame_is_inverted	Output	1	Rx path-specific data port configuration. Used to tell other workers about the configuration that was enforced when this worker was compiled. This is expected to be hardcoded at buildtime.					
DevSignal	dev_cfg_data_tx	1	True	False	config_is_two_t	Input	1	Some data port configurations (such as LVDS) require the TX bus to use 2R2T timing if either 2 TX or 2 RX channels are used. For example, if using LVDS and this has a value of 1, 2R2T timing will be forced.					
					force_two_r_two_t_timing	Input	1	Expected to match value of AD9361 register 0x010 bit D2[4].					
DevSignal	dev_rxen_data_sub	1	False	True	rxen	Input	1						
DevSignal	dev_txen_data_sub	1	False	True	txen	Input	1						

Subdevice Connections

Supports Worker	Supports Worker Port	ad9361_config.hdl Port	Index
ad9361_adc_sub	dev_cfg_data	dev_cfg_data	0
ad9301_adc_sub	dev_cfg_data_rx	dev_cfg_data_rx	0
ad9361_dac_sub	dev_cfg_data	dev_cfg_data	1
ad9301_dac_sub	dev_cfg_data_tx	dev_cfg_data_tx	0

Control Timing and Signals

The AD9361 Config subdevice worker operates in the control plane clock domain. Note that this worker is essentially the central worker that command/control passes through, and no RX or TX data paths flow through this worker.

Performance and Resource Utilization

Worker Configuration Parameters

 $ad 9361_config.hdl$

Table 4: Table of Worker Configurations for worker: ad9361_config

Configuration	pin_control_p	ocpi_endian	ocpi_debug
0	true	little	false

$ad 9361_config.hdl$

Fmax refers to the maximum allowable clock rate for any registered signal paths within a given clock domain for an FPGA design. Fmax in the table below is specific only to this worker and represents the maximum possible Fmax for any OpenCPI bitstream built with this worker included. Note that the Fmax value for a given clock domain for the final bitstream is often worse than the Fmax specific to this worker, even if this worker is the only one included in the bitstream.

Table 5: Resource Utilization Table for worker: ad9361_config

Configuration	OCPI Target	Tool	Version	Device	Registers (Typ)	LUTs (Typ)	Fmax (MHz) (Typ)	Memory/Special Functions
0	zynq	Vivado	2017.1	xc7z020clg484-1	77	123	318 1	N/A
0	stratix4	Quartus	17.1.0	EP4SGX230KF40C2	80	167	N/A	N/A
0	virtex6	ISE	14.7	6vlx240tff1156-1	86	217	331.126	N/A

Test and Verification

No standalone unit test currently exists for this worker. However, the test outlined in [6] includes validation of a subset of this worker's functionality (for LVDS only).

References

- [1] AD9361 Datasheet and Product Info http://www.analog.com/en/products/rf-microwave/integrated-transceivers-transmitters-receivers/wideband-transceivers-ic/ad9361.html
- [2] AD9361 No-OS Software [Analog Devices Wiki] https://wiki.analog.com/resources/eval/user-guides/ad-fmcomms2-ebz/software/no-os-functions
- [3] AD9361 Reference Manual UG-570 AD9361_Reference_Manual_UG-570.pdf
- [4] AD9361 Register Map Reference Manual UG-671 AD9361_Register_Map_Reference_Manual_UG-671.pdf
- [5] AD361 SPI Component Data Sheet https://opencpi.github.io/assets/AD9361_SPI.pdf
- [6] AD361 DAC Component Data Sheet https://opencpi.github.io/assets/AD9361_DAC.pdf
- [7] AD361 Config Proxy Component Data Sheet https://opencpi.github.io/assets/AD9361_Config_Proxy.pdf

 $^{^{1}}$ These measurements were the result of a Vivado timing analysis which was different from the Vivado analysis performed by default for OpenCPI worker builds. For more info see Appendix 1

1 Appendix - ad9361_config.hdl Properties for AD9361 Register Set

Scope	Name	Type	Sequence Length	Array Dimensions	- Accessibility	Padding	Usage
Property	general_spi_conf	UChar			Volatile, Writable		reg_addr_d0_0x0000 Table 1: CHIP LEVEL SETUP: SPI Configuration
Property	general_multichip_sync_and_tx_mon_ctrl	UChar			Volatile, Writable		reg_addr_d1_0x0001 Table 1: CHIP LEVEL SETUP: Multichip Sync and Tx Mon Control
Property	general_tx_enable_filter_ctrl	UChar			Volatile, Writable		reg_addr_d2_0x0002 Table 1: CHIP LEVEL SETUP: Tx Enable & Filter Control
Property	general_rx_enable_filter_ctrl	UChar			Volatile, Writable		reg_addr_d3_0x0003 Table 1: CHIP LEVEL SETUP: Rx Enable & Filter Control
Property	general_input_select	UChar			Volatile, Writable		reg_addr_d4_0x0004 Table 1: CHIP LEVEL SETUP: Input Select
Property	general_rfpll_dividers	UChar			Volatile, Writable		reg_addr_d5_0x0005 Table 1: CHIP LEVEL SETUP: RFPLL Dividers
Property	general_rx_clock_data_delay	UChar			Volatile, Writable		reg_addr_d6_0x0006 Table 1: CHIP LEVEL SETUP: Rx Clock and Data Delay
Property	general_tx_clock_data_delay	UChar			Volatile, Writable		reg_addr_d7_0x0007 Table 1: CHIP LEVEL SETUP: Tx Clock and Data Delay
Property	ocpi_pad_008	UChar		1		True	reg_addr_d8_0x0008
Property	clock_enable	UChar			Volatile, Writable		reg_addr_d9_0x0009 Table 8: CLOCK CONTROL: Clock Enable
Property	clock_bbpll	UChar			Volatile, Writable		reg_addr_d10_0x000a Table 8: CLOCK CONTROL: BBPLL
Property	temp_offset	UChar			Volatile, Writable		reg_addr_d11_0x000b Table 10: TEM- PERATURE SENSOR: Offset
Property	temp_start_reading	UChar			Volatile, Writable		reg_addr_d12_0x000c Table 10: TEM- PERATURE SENSOR: Start Temp Read- ing
Property	temp_sense2	UChar			Volatile, Writable		reg_addr_d13_0x000d Table 10: TEM- PERATURE SENSOR: Temp Sense2
Property	temp_temperature	UChar			Volatile,		reg.addr.d14_0x000e Table 10: TEM- PERATURE SENSOR: Temperature
Property	temp_sensor_config	UChar			Volatile, Writable		reg_addr_d15_0x000f Table 10: TEMPER- ATURE SENSOR: Temp Sensor Config
Property	parallel_port_conf_1	UChar			Volatile, Writable		reg_addr_d16_0x0010 Table 11: PARAL- LEL PORT CONFIGURATION: Parallel Port Configuration 1
Property	parallel_port_conf_2	UChar			Volatile, Writable		reg_addr_d17_0x0011 Table 11: PARAL- LEL PORT CONFIGURATION: Parallel Port Configuration 2
Property	parallel_port_conf_3	UChar			Volatile, Writable		reg_addr_d18_0x0012 Table 11: PARAL- LEL PORT CONFIGURATION: Parallel Port Configuration 3
Property	ensm_mode	UChar			Volatile, Writable		reg_addr_d19_0x0013 Table 12: ENABLE STATE MACHINE: ENSM Mode
Property	ensm_config_1	UChar			Volatile, Writable		reg_addr_d20_0x0014 Table 12: ENABLE STATE MACHINE: ENSM Config 1
Property	ensm_config_2	UChar			Volatile, Writable		reg_addr_d21_0x0015 Table 12: ENABLE STATE MACHINE: ENSM Config 2
Property	ensm_calibration_ctrl	UChar			Volatile, Writable		reg_addr_d22_0x0016 Table 12: ENABLE STATE MACHINE: Calibration Control
Property	ensm_state	UChar			Volatile,		reg_addr_d23_0x0017 Table 12: ENABLE STATE MACHINE: State

Property	auxdac_1_word	UChar	Volatile,	reg_addr_d24_0x0018 Table 15: AUXDAC:
			Writable	AuxDAC 1 Word
Property	auxdac_2_word	UChar	Volatile, Writable	reg_addr_d25_0x0019 Table 15: AUXDAC: AuxDAC 2 Word
Property	auxdac_1_config	UChar	Volatile, Writable	reg_addr_d26_0x001a Table 15: AUXDAC: AuxDAC 1 Config
Property	auxdac_2_config	UChar	Volatile, Writable	reg_addr_d27_0x001b Table 15: AUX- DAC: AuxDAC 2 Config
Property	auxadc_clock_divider	UChar	Volatile, Writable	reg_addr_d28_0x001c Table 17: AUXI- LARYADC: AuxADC Clock Divider
Property	auxadc_config	UChar	Volatile, Writable	reg_addr_d29_0x001d Table 17: AUXI- LARYADC: Aux ADC Config
Property	auxadc_word_msb	UChar	Volatile,	reg_addr_d30_0x001e Table 17: AUXI- LARYADC: AuxADC Word MSB
Property	auxadc_world_lsb	UChar	Volatile,	reg_addr_d31_0x001f Table 17: AUXI- LARYADC: AuxADC Word LSB
Property	misc_auto_gpo	UChar	Volatile, Writable	reg_addr_d32_0x0020 Table 18: GPO, AUXDAC, AGC DELAY, AND SYNTH DELOY CONTROL: Auto GPO
Property	misc_agc_gain_lock_delay	UChar	Volatile, Writable	reg_addr_d33_0x0021 Table 18: GPO, AUXDAC, AGC DELAY, AND SYNTH DELOY CONTROL: AGC Gain Lock De- lay
Property	misc_agc_attack_delay	UChar	Volatile, Writable	reg_addr_d34_0x0022 Table 18: GPO, AUXDAC, AGC DELAY, AND SYNTH DELOY CONTROL: AGC Attack Delay
Property	misc_auxdac_enable_ctrl	UChar	Volatile, Writable	reg_addr_d35_0x0023 Table 18: GPO, AUXDAC, AGC DELAY, AND SYNTH DELOY CONTROL: AuxDAC Enable Control
Property	misc_rx_load_synth_delay	UChar	Volatile, Writable	reg_addr_d36_0x0024 Table 18: GPO, AUXDAC, AGC DELAY, AND SYNTH DELOY CONTROL: RX Load Synth De- lay
Property	misc_tx_load_synth_delay	UChar	Volatile, Writable	reg_addr_d37_0x0025 Table 18: GPO, AUXDAC, AGC DELAY, AND SYNTH DELOY CONTROL: TX Load Synth De- lay
Property	misc_external_lna_ctrl	UChar	Volatile, Writable	reg_addr_d38_0x0026 Table 18: GPO, AUXDAC, AGC DELAY, AND SYNTH DELOY CONTROL: External LNA con- trol
Property	misc_gpo_force_and_init	UChar	Volatile, Writable	reg.addr_d39_0x0027 Table 18: GPO, AUXDAC, AGC DELAY, AND SYNTH DELOY CONTROL: GPO Force and Init
Property	misc_gpo0_rx_delay	UChar	Volatile, Writable	reg.addr_d40_0x0028 Table 18: GPO, AUXDAC, AGC DELAY, AND SYNTH DELOY CONTROL: GPO0 Rx delay
Property	misc_gpo1_rx_delay	UChar	Volatile, Writable	reg.addr.d41.0x0029 Table 18: GPO, AUXDAC, AGC DELAY, AND SYNTH DELOY CONTROL: GPO1 Rx delay
Property	misc_gpo2_rx_delay	UChar	Volatile, Writable	reg.addr_d42_0x002a Table 18: GPO, AUXDAC, AGC DELAY, AND SYNTH DELOY CONTROL: GPO2 Rx delay
Property	misc_gpo3_rx_delay	UChar	Volatile, Writable	reg.addr_d43_0x002b Table 18: GPO, AUXDAC, AGC DELAY, AND SYNTH DELOY CONTROL: GPO3 Rx delay
Property	misc_gpo0_tx_delay	UChar	Volatile, Writable	reg_addr_d44_0x002c Table 18: GPO, AUXDAC, AGC DELAY, AND SYNTH DELOY CONTROL: GPO0 Tx Delay

Property	misc_gpo1_tx_delay	UChar		Volatile,		reg_addr_d45_0x002d Table 18: GPO,
				Writable		AUXDAC, AGC DELAY, AND SYNTH
						DELOY CONTROL: GPO1 Tx Delay
Property	misc_gpo2_tx_delay	UChar		Volatile,		reg_addr_d46_0x002e Table 18: GPO,
				Writable		AUXDAC, AGC DELAY, AND SYNTH
						DELOY CONTROL: GPO2 Tx Delay
Property	misc_gpo3_tx_delay	UChar		Volatile,		reg_addr_d47_0x002f Table 18: GPO,
				Writable		AUXDAC, AGC DELAY, AND SYNTH
						DELOY CONTROL: GPO3 Tx Delay
Property	misc_auxdac1_rx_delay	UChar		Volatile,		reg_addr_d48_0x0030 Table 18: GPO,
1 1 1				Writable		AUXDAC, AGC DELAY, AND SYNTH
						DELOY CONTROL: AuxDAC1 Rx Delay
Property	misc_auxdac1_tx_delay	UChar		Volatile,		reg_addr_d49_0x0031 Table 18: GPO,
F J		0 0 11111		Writable		AUXDAC, AGC DELAY, AND SYNTH
						DELOY CONTROL: AuxDAC1 Tx Delay
Property	misc_auxdac2_rx_delay	UChar		Volatile,		reg_addr_d50_0x0032 Table 18: GPO,
F J		0 0 11111		Writable		AUXDAC, AGC DELAY, AND SYNTH
				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		DELOY CONTROL: AuxDAC2 Rx Delay
Property	misc_auxdac2_tx_delay	UChar		Volatile,		reg_addr_d51_0x0033 Table 18: GPO,
Troporty	imboladirado z lorizacia)	o o mar		Writable		AUXDAC, AGC DELAY, AND SYNTH
				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		DELOY CONTROL: AuxDAC2 Tx Delay
Property	ocpi_pad_034	UChar	1		True	reg_addr_d52_0x0034
Property	ctrl_output_pointer	UChar		Volatile,	1140	reg_addr_d53_0x0035 Table 19: CON-
roperty	correctponicer	Condi		Writable		TROL OUTPUT: Control Output Pointer
Property	ctrl_output_enable	UChar		Volatile,		reg_addr_d54_0x0036 Table 19: CON-
roperty	corresarbatechasic	Condi		Writable		TROL OUTPUT: Control Output Enable
Property	product_id	UChar		Volatile,		reg_addr_d55_0x0037 Table 20: PROD-
Troperty	productild	Conar		volatile,		UCT ID: Product ID
Property	ocpi_pad_038	UChar	2		True	reg_addr_d56_0x0038
Property	reference_clock_cycles	UChar		Volatile,	Truc	reg_addr_d58_0x003a Table 22: REF-
Troperty	Terefence_crock_cycles	Conar		Writable		ERENCE CLOCK CYCLES: Reference
				Williable		Clock Cycles
Property	digital_io_digital_io_ctrl	UChar		Volatile,		reg_addr_d59_0x003b Table 23: DIGITAL
roperty	digital_io_digital_io_cti1	Condi		Writable		IO CONTROL: Digital I/O Control
Property	digital_io_lvds_bias_ctrl	UChar		Volatile,		reg_addr_d60_0x003c Table 23: DIGITAL
Troperty	digital_io_ivds_blas_cti1	Conar		Writable		IO CONTROL: LVDS Bias control
Property	digital_io_lvds_invert_ctrl1	UChar		Volatile,		reg_addr_d61_0x003d Table 23: DIGITAL
Troperty	digital=10=1vd3=11ivc1t=ct111	Conar		Writable		IO CONTROL: LVDS Invert control1
Property	digital_io_lvds_invert_ctrl2	UChar		Volatile,		reg_addr_d62_0x003e Table 23: DIGITAL
Troperty	digital_io_ivds_inivert_etri2	Conar		Writable		IO CONTROL: LVDS Invert control2
Property	bbpll_ctrl_1	UChar		Volatile,		reg_addr_d63_0x003f Table 25: BBPLL
rroperty	bbpii_ctii_i	OCHAI		Writable		CONTROL: BPLL Control 1
Property	bbpll_mustbe0x00	UChar		Volatile,		reg_addr_d64_0x0040 Table 25: BBPLL
Troperty	bbpii_inustbeoxoo	Conar		Writable		CONTROL: Must be 0
Property	bbpll_fract_bb_freq_word_1	UChar		Volatile,		reg_addr_d65_0x0041 Table 25: BBPLL
rroperty	bbpii_iract_bb_ireq_word_r	OCHAI		Writable		CONTROL: Fractional BB Freq Word 1
Property	bbpll_fract_bb_freq_word_2	UChar		Volatile,		reg_addr_d66_0x0042 Table 25: BBPLL
rroperty	bbpii_iract_bb_ireq_word_2	Collar		Writable		CONTROL: Fractional BB Freq Word 2
Property	bbpll_fract_bb_freq_word_3	UChar		Volatile,		reg_addr_d67_0x0043 Table 25: BBPLL
Property	bbbli_fract_bb_freq_word_5	OChar		Writable		CONTROL: Fractional BB Freq Word 3
D	1111	UChar				reg_addr_d68_0x0044 Table 25: BBPLL
Property	bbpll_integer_bb_freq_word	UCnar		Volatile,		
Duononto	bbpll_ref_clock_scaler	UChar		Writable Volatile,		CONTROL: Integer BB Freq Word reg_addr_d69_0x0045 Table 25: BBPLL
Property	bbpii_rei_clock_scaler	OChar		Writable		CONTROL: Ref Clock Scaler
Danamani	hhall on oursest	HChe ::				reg_addr_d70_0x0046 Table 25: BBPLL
Property	bbpll_cp_current	UChar		Volatile, Writable		reg_addr_d70_0x0046 Table 25: BBPLL CONTROL: CP Current
Duamant	hhall man anala	UChar				
Property	bbpll_msc_scale	UCnar		Volatile,		
D	bbpll_loop_filter_1	HCL		Writable Volatile,		CONTROL: MSC Scale reg_addr_d72_0x0048 Table 25: BBPLL
	i nonii loon filter l	UChar	1	L Volatile.	1	reg_addr_d/2_UXUU48 Table 25: BBPLL
Property	bopii iloopiiiitei ii	o o mar		Writable		CONTROL: Loop Filter 1

Property	bbpll_loop_filter_2	UChar		Volatile,		reg_addr_d73_0x0049 Table 25: BBPLL
				Writable		CONTROL: Loop Filter 2
Property	bbpll_loop_filter_3	UChar		Volatile,		reg_addr_d74_0x004a Table 25: BBPLL
				Writable		CONTROL: Loop Filter 3
Property	bbpll_vco_ctrl	UChar		Volatile,		reg_addr_d75_0x004b Table 25: BBPLL
				Writable		CONTROL: VCO Control
Property	bbpll_mustbe0x86	UChar		Volatile,		reg_addr_d76_0x004c Table 25: BBPLL
				Writable		CONTROL: Must be_0x86
Property	bpll_control_2	UChar		Volatile,		reg_addr_d77_0x004d Table 25: BBPLL
Down	bpll_control_3	UChar		Writable Volatile,		CONTROL: BPLL Control 2 reg_addr_d78_0x004e Table 25: BBPLL
Property	bpii_control_5	OChar		Writable		CONTROL: BPLL Control 3
Property	ocpi_pad_04f	UChar	1	Willable	True	reg_addr_d79_0x004f
Property	power_down_override_rx_synth	UChar	1	Volatile,	Truc	reg_addr_d80_0x0050 Table 26: POWER
rroperty	power_adown_coverride_rx_synth	Contai		Writable		DOWN OVERRIDE: Rx Synth Power
				1,12200000		Down Override
Property	power_down_override_tx_synth	UChar		Volatile,		reg_addr_d81_0x0051 Table 26: POWER
				Writable		DOWN OVERRIDE: TX Synth Power
						Down Override
Property	power_down_override_rx_control_0	UChar		Volatile,		reg_addr_d82_0x0052 Table 26: POWER
				Writable		DOWN OVERRIDE: Control 0
Property	power_down_override_mustbe0x00	UChar		Volatile,		reg_addr_d83_0x0053 Table 26: POWER
				Writable		DOWN OVERRIDE: Must be 0
Property	power_down_override_rx1_adc	UChar		Volatile,		reg_addr_d84_0x0054 Table 26: POWER
				Writable		DOWN OVERRIDE: Rx1 ADC Power Down Override
D		UChar		37.1.4.1.		
Property	power_down_override_rx2_adc	UChar		Volatile, Writable		reg_addr_d85_0x0055 Table 26: POWER DOWN OVERRIDE: Rx2 ADC Power
				Willable		Down Override
Property	power_down_override_tx_analog	UChar		Volatile,		reg_addr_d86_0x0056 Table 26: POWER
Troperty	power_down_override_tx_analog	Conai		Writable		DOWN OVERRIDE: Tx Analog Power
				1,12200000		Down Override 1
Property	power_down_override_analog	UChar		Volatile,		reg_addr_d87_0x0057 Table 26: POWER
				Writable		DOWN OVERRIDE: Analog Power Down
						Override
Property	power_down_override_misc	UChar		Volatile,		reg_addr_d88_0x0058 Table 26: POWER
				Writable		DOWN OVERRIDE: Misc Power Down
						Override
Property	ocpi_pad_059	UChar	5	X7.1	True	reg_addr_d89_0x0059
Property	overflow_ch_1	UChar		Volatile,		reg_addr_d94_0x005e Table 27: OVER-
Duonontes	overflow_ch_2	UChar		Volatile,		FLOW: CH 1 Overflow reg_addr_d95_0x005f Table 27: OVER-
Property	overnow_cn_2	OChar		voiatile,		FLOW: CH 2 Overflow
Property	tx_filter_coef_addr	UChar		Volatile,		reg_addr_d96_0x0060 Table 28: Tx PRO-
Troperty	tx_inter_coer_addr	Conai		Writable		GRAMMABLE FIR FILTER: TX Filter
				***************************************		Coefficient Address
Property	tx_filter_coef_write_data_1	UChar		Volatile,		reg_addr_d97_0x0061 Table 28: Tx PRO-
1 1 1				Writable		GRAMMABLE FIR FILTER: TX Filter
						Coefficient Write Data 1
Property	tx_filter_coef_write_data_2	UChar		Volatile,		reg_addr_d98_0x0062 Table 28: Tx PRO-
				Writable		GRAMMABLE FIR FILTER: TX Filter
						Coefficient Write Data 2
Property	tx_filter_coef_read_data_1	UChar		Volatile,		reg_addr_d99_0x0063 Table 28: Tx PRO-
						GRAMMABLE FIR FILTER: TX Filter
D		HOL		37.1.11		Coefficient Read Data 1
Property	tx_filter_coef_read_data_2	UChar		Volatile,		reg_addr_d100_0x0064 Table 28: Tx PRO- GRAMMABLE FIR FILTER: TX Filter
						Coefficient Read Data 2
						Coefficient Iteau Data 2

Property	tx_filter_conf	UChar		Volatile, Writable		reg_addr_d101_0x0065 Table 28: Tx PRO- GRAMMABLE FIR FILTER: TX Filter Configuration
Property	ocpi_pad_066	UChar	1		True	reg_addr_d102_0x0066
Property	tx_mon_low_gain	UChar		Volatile, Writable		reg_addr_d103_0x0067 Table 29: Tx MONITOR: Tx Mon Low Gain
Property	tx_mon_high_gain	UChar		Volatile, Writable		reg_addr_d104_0x0068 Table 29: Tx MONITOR: Tx Mon High Gain
Property	tx_mon_delay_counter	UChar		Volatile, Writable		reg_addr_d105_0x0069 Table 29: Tx MONITOR: Tx Mon Delay Counter
Property	tx_mon_level_thresh	UChar		Volatile, Writable		reg_addr_d106_0x006a Table 29: Tx MONITOR: Tx Level Threshold
Property	tx_mon_rssi1	UChar		Volatile,		reg_addr_d107_0x006b Table 29: Tx MONITOR: TX RSSI1
Property	tx_mon_rssi2	UChar		Volatile,		reg_addr_d108_0x006c Table 29: Tx MONITOR: TX RSSI2
Property	tx_mon_rssi_lsb	UChar		Volatile,		reg_addr_d109_0x006d Table 29: Tx MONITOR: TX RSSI LSB
Property	tx_mon_tpm_mode_enable	UChar		Volatile, Writable		reg_addr_d110_0x006e Table 29: Tx MONITOR: TPM Mode Enable
Property	tx_mon_temp_gain_coef	UChar		Volatile, Writable		reg_addr_d111_0x006f Table 29: Tx MON- ITOR: Temp Gain Coefficient
Property	tx_mon_1_config	UChar		Volatile, Writable		reg_addr_d112_0x0070 Table 29: Tx MONITOR: Tx Mon 1 Config
Property	tx_mon_2_config	UChar		Volatile, Writable		reg_addr_d113_0x0071 Table 29: Tx MONITOR: Tx Mon 2 Config
Property	ocpi_pad_072	UChar	1		True	reg_addr_d114_0x0072
Property	tx_pwr_atten_tx1_atten_0	UChar		Volatile, Writable		reg_addr_d115_0x0073 Table 31: Tx POWER CONTROL AND ATTENUA- TION: Tx1 Atten 0
Property	tx_pwr_atten_tx1_atten_1	UChar		Volatile, Writable		reg.addr.d116.0x0074 Table 31: Tx POWER CONTROL AND ATTENUA- TION: Tx1 Atten 1
Property	tx_pwr_atten_tx2_atten_0	UChar		Volatile, Writable		reg_addr_d117_0x0075 Table 31: Tx POWER CONTROL AND ATTENUA- TION: Tx2 Atten 0
Property	tx_pwr_atten_tx2_atten_1	UChar		Volatile, Writable		reg_addr_d118_0x0076 Table 31: Tx POWER CONTROL AND ATTENUA- TION: Tx2 Atten 1
Property	tx_pwr_atten_tx_atten_offset	UChar		Volatile, Writable		reg_addr_d119_0x0077 Table 31: Tx POWER CONTROL AND ATTENUA- TION: Tx Atten Offset
Property	tx_pwr_atten_tx_atten_thresh	UChar		Volatile, Writable		reg_addr_d120_0x0078 Table 31: Tx POWER CONTROL AND ATTENUA- TION: Tx Atten Threshold
Property	tx_pwr_atten_set_tx1_tx2	UChar		Volatile, Writable		reg_addr_d121_0x0079 Table 31: Tx POWER CONTROL AND ATTENUA- TION: Set Tx1/Tx2
Property	ocpi_pad_07a	UChar	2		True	reg_addr_d122_0x007a
Property	tx_pwr_atten_immediate_update	UChar		Volatile, Writable		reg_addr_d124_0x007c Table 31: Tx POWER CONTROL AND ATTENUA- TION: Immediate Update
Property	ocpi_pad_07d	UChar	17		True	$reg_addr_d125_0x007d$
Property	tx_pgo_phase_corr_tx1_out1	UChar		Volatile, Writable		reg_addr_d142_0x008e Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx1 Out 1 Phase Corr

Property	tx_pgo_gain_corr_tx1_out1	UChar		Volatile, Writable	reg_addr_d143_0x008f Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx1 Out 1 Gain Corr
Property	tx_pgo_phase_corr_tx2_out1	UChar		Volatile, Writable	reg_addr_d144_0x0090 Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx2 Out 1 Phase Corr
Property	tx_pgo_gain_corr_tx2_out1	UChar		Volatile, Writable	reg_addr_d145_0x0091 Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx2 Out 1 Gain Corr
Property	tx_pgo_offset_corr_tx1_out1_i	UChar		Volatile, Writable	reg_addr_d146_0x0092 Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx1 Out 1 Offset I
Property	tx_pgo_offset_corr_tx1_out1_q	UChar		Volatile, Writable	reg_addr_d147_0x0093 Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx1 Out 1 Offset Q
Property	tx_pgo_offset_corr_tx2_out1_i	UChar		Volatile, Writable	reg_addr_d148_0x0094 Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx2 Out 1 Offset I
Property	tx_pgo_offset_corr_tx2_out1_q	UChar		Volatile, Writable	reg_addr_d149_0x0095 Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx2 Out 1 Offset Q
Property	tx_pgo_phase_corr_tx1_out2	UChar		Volatile, Writable	reg_addr_d150_0x0096 Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx1 Out 2 Phase Corr
Property	tx_pgo_gain_corr_tx1_out2	UChar		Volatile, Writable	reg_addr_d151_0x0097 Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx1 Out 2 Gain Corr
Property	tx_pgo_phase_corr_tx2_out2	UChar		Volatile, Writable	reg_addr_d152_0x0098 Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx2 Out 2 Phase Corr
Property	tx_pgo_gain_corr_tx2_out2	UChar		Volatile, Writable	reg_addr_d153_0x0099 Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx2 Out 2 Gain Corr
Property	tx_pgo_offset_corr_tx1_out2_i	UChar		Volatile, Writable	reg_addr_d154_0x009a Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx1 Out 2 Offset I
Property	tx_pgo_offset_corr_tx1_out2_q	UChar		Volatile, Writable	reg_addr_d155_0x009b Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx1 Out 2 Offset Q
Property	tx_pgo_offset_corr_tx2_out2_i	UChar		Volatile, Writable	reg_addr_d156_0x009c Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx2 Out 2 Offset I
Property	tx_pgo_offset_corr_tx2_out2_q	UChar		Volatile, Writable	reg_addr_d157_0x009d Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Tx2 Out 2 Offset Q
Property	ocpi_pad_09e	UChar	1	True	e reg_addr_d158_0x009e

ъ.		I II GI		1 X Z 1		11 1470 0 0006 75 11 00 75
Property	tx_quad_cal_pgo_force_bits	UChar		Volatile, Writable		reg_addr_d159_0x009f Table 32: Tx QUADRATURE CALIBRATION, PHASE, GAIN, AND OFFSET COR- RECTION: Force Bits
Property	tx_quad_cal_nco_freq_phase_offset	UChar		Volatile, Writable		reg_addr_d160_0x00a0 Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: Quad Cal NCO Freq & Phase Offset
Property	tx_quad_cal_ctrl	UChar		Volatile, Writable		reg_addr_d161_0x00a1 Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: Quad Cal Control
Property	tx_quad_cal_kexp_1	UChar		Volatile, Writable		reg_addr_d162_0x00a2 Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: Kexp 1
Property	tx_quad_cal_kexp_2	UChar		Volatile, Writable		reg_addr_d163_0x00a3 Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: Kexp 2
Property	tx_quad_cal_settle_count	UChar		Volatile, Writable		reg_addr_d164_0x00a4 Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: QUAD Settle count
Property	tx_quad_cal_mag_ftest_thresh	UChar		Volatile, Writable		reg_addr_d165_0x00a5 Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: Mag. Ftest Thresh
Property	tx_quad_cal_mag_ftest_thresh_2	UChar		Volatile, Writable		reg_addr_d166_0x00a6 Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: Mag. Ftest Thresh 2
Property	tx_quad_cal_status_tx1	UChar		Volatile,		reg.addr.d167.0x00a7 Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: Quad cal status Tx1
Property	tx_quad_cal_status_tx2	UChar		Volatile,		reg_addr_d168_0x00a8 Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: Quad cal status Tx2
Property	tx_quad_cal_count	UChar		Volatile, Writable		reg_addr_d169_0x00a9 Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: Quad cal Count
Property	tx_quad_cal_full_lmt_gain	UChar		Volatile, Writable		reg_addr_d170_0x00aa Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: Tx Quad Full/LMT Gain
Property	tx_quad_cal_squarer_config	UChar		Volatile, Writable		reg_addr_d171_0x00ab Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: Squarer Config
Property	tx_quad_cal_atten	UChar		Volatile, Writable		reg_addr_d172_0x00ac Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: TX Quad Cal Atten
Property	tx_quad_cal_thresh_accum	UChar		Volatile, Writable		reg_addr_d173_0x00ad Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: Thresh Accum
Property	tx_quad_cal_lpf_gain	UChar		Volatile, Writable		reg_addr_d174_0x00ae Table 33: Tx QUADRATE CALIBRATION CONFIG- URATION: Tx Quad LPF Gain
Property	ocpi_pad_0af	UChar	19		True	reg_addr_d175_0x00af
Property	tx_bbf_r1	UChar	-	Volatile, Writable		reg_addr_d194_0x00c2 Table 34: Tx BASEBAND FILTER REGISTERS: Tx BBF R1
Property	tx_bbf_r2	UChar		Volatile, Writable		reg_addr_d195_0x00c3 Table 34: Tx BASEBAND FILTER REGISTERS: Tx BBF R2
Property	tx_bbf_r3	UChar		Volatile, Writable		reg_addr_d196_0x00c4 Table 34: Tx BASEBAND FILTER REGISTERS: Tx BBF R3

Property	tx_bbf_r4	UChar		Volatile, Writable		reg_addr_d197_0x00c5 Table 34: Tx BASEBAND FILTER REGISTERS: Tx
				Willable		BBF R4
Property	tx_bbf_rp	UChar		Volatile, Writable		reg_addr_d198_0x00c6 Table 34: Tx BASEBAND FILTER REGISTERS: Tx BBF RP
Property	tx_bbf_c1	UChar		Volatile, Writable		reg_addr_d199_0x00c7 Table 34: Tx BASEBAND FILTER REGISTERS: Tx BBF C1
Property	tx_bbf_c2	UChar		Volatile, Writable		reg_addr.d200_0x00c8 Table 34: Tx BASEBAND FILTER REGISTERS: Tx BBF C2
Property	tx_bbf_cp	UChar		Volatile, Writable		reg_addr_d201_0x00c9 Table 34: Tx BASEBAND FILTER REGISTERS: Tx BBF CP
Property	tx_bbf_tuner_pd	UChar		Volatile, Writable		reg_addr_d202_0x00ca Table 34: Tx BASEBAND FILTER REGISTERS: Tx Tuner PD
Property	tx_bbf_r2b	UChar		Volatile, Writable		reg_addr_d203_0x00cb Table 34: Tx BASEBAND FILTER REGISTERS: Tx BBF R2b
Property	ocpi_pad_0cc	UChar	4		True	reg_addr_d204_0x00cc
Property	tx_secondf_config0	UChar		Volatile, Writable		reg_addr_d208_0x00d0 Table 35: Tx SEC- ONDARY FILTER REGISTERS: Config0
Property	tx_secondf_resistor	UChar		Volatile, Writable		reg_addr_d209_0x00d1 Table 35: Tx SEC- ONDARY FILTER REGISTERS: Resis- tor
Property	tx_secondf_capacitor	UChar		Volatile, Writable		reg_addr_d210_0x00d2 Table 35: Tx SEC- ONDARY FILTER REGISTERS: Capacitor
Property	tx_secondf_mustbe0x60	UChar		Volatile, Writable		reg_addr_d211_0x00d3 Table 35: Tx SEC- ONDARY FILTER REGISTERS: Must be 0x60
Property	ocpi_pad_0d4	UChar	2		True	$reg_addr_d212_0x00d4$
Property	tx_bbf_tune_divider	UChar		Volatile, Writable		reg_addr_d214_0x00d6 Table 38: Tx BBF TUNER CONFIGURATION: TX BBF Tune Divider
Property	tx_bbf_tune_mode	UChar		Volatile, Writable		reg_addr_d215_0x00d7 Table 38: Tx BBF TUNER CONFIGURATION: TX BBF Tune Mode
Property	ocpi_pad_0d8	UChar	24		True	$reg_addr_d216_0x00d8$
Property	rx_filter_coef_addr	UChar		Volatile, Writable		reg_addr_d240_0x00f0 Table 39: Rx PRO- GRAMMABLE FIR FILTER: Rx Filter Coeff Addr
Property	rx_filter_coef_write_data_1	UChar		Volatile, Writable		reg_addr_d241_0x00f1 Table 39: Rx PRO- GRAMMABLE FIR FILTER: Rx Filter Coeff Data 1
Property	rx_filter_coef_write_data_2	UChar		Volatile, Writable		reg_addr_d242_0x00f2 Table 39: Rx PRO- GRAMMABLE FIR FILTER: Rx Filter Coeff Data 2
Property	rx_filter_coef_read_data_1	UChar		Volatile,		reg_addr_d243_0x00f3 Table 39: Rx PRO- GRAMMABLE FIR FILTER: Rx Filter Coeff Read Data 1
Property	rx_filter_coef_read_data_2	UChar		Volatile,		reg_addr.d244_0x00f4 Table 39: Rx PRO- GRAMMABLE FIR FILTER: Rx Filter Coeff Read Data 2
Property	rx_filter_conf	UChar		Volatile, Writable		reg_addr.d245_0x00f5 Table 39: Rx PRO- GRAMMABLE FIR FILTER: Rx Filter Configuration

Property	rx_filter_gain	UChar		Volatile,		reg_addr_d246_0x00f6 Table 39: Rx PRO-
Froperty	TX_IIIter_gain	Conar		Writable		GRAMMABLE FIR FILTER: Rx Filter Gain
Property	ocpi_pad_0f7	UChar	3		True	reg_addr_d247_0x00f7
Property	gain_agc_config_1	UChar		Volatile, Writable		reg_addr_d250_0x00fa Table 42: GAIN CONTROL SETUP: AGC Config1
Property	gain_agc_config_2	UChar		Volatile, Writable		reg_addr_d251_0x00fb Table 42: GAIN CONTROL SETUP: AGC config2
Property	gain_agc_config_3	UChar		Volatile, Writable		reg_addr_d252_0x00fc Table 42: GAIN CONTROL SETUP: AGC Config3
Property	gain_max_lmt_full_gain	UChar		Volatile, Writable		reg_addr.d253_0x00fd Table 42: GAIN CONTROL SETUP: Max LMT/Full Gain
Property	gain_peak_wait_time	UChar		Volatile, Writable		reg_addr.d254_0x00fe Table 42: GAIN CONTROL SETUP: Peak Wait Time
Property	ocpi_pad_0ff	UChar	1	7771046310	True	reg_addr_d255_0x00ff
Property	gain_digital_gain	UChar		Volatile, Writable		reg_addr_d256_0x0100 Table 42: GAIN CONTROL SETUP: Digital Gain
Property	gain_agc_lock_level	UChar		Volatile, Writable		reg_addr.d257_0x0101 Table 42: GAIN CONTROL SETUP: AGC Lock Level
Property	ocpi_pad_102	UChar	1		True	reg_addr_d258_0x0102
Property	gain_gain_stp_config_1	UChar		Volatile, Writable		reg_addr_d259_0x0103 Table 42: GAIN CONTROL SETUP: Gain Step Config 1
Property	gain_adc_small_overload_thresh	UChar		Volatile, Writable		reg_addr_d260_0x0104 Table 42: GAIN CONTROL SETUP: ADC Small Overload Threshold
Property	gain_adc_large_overload_thresh	UChar		Volatile, Writable		reg_addr_d261_0x0105 Table 42: GAIN CONTROL SETUP: ADC Large Over- load Threshold
Property	gain_stp_config_2	UChar		Volatile, Writable		reg_addr.d262_0x0106 Table 42: GAIN CONTROL SETUP: Gain Step Config 2
Property	gain_small_lmt_overload_thresh	UChar		Volatile, Writable		reg_addr_d263_0x0107 Table 42: GAIN CONTROL SETUP: Small LMT Over- load Threshold
Property	gain_large_lmt_overload_thresh	UChar		Volatile, Writable		reg_addr_d264_0x0108 Table 42: GAIN CONTROL SETUP: Large LMT Over- load Threshold
Property	gain_rx1_manual_lmt_full_gain	UChar		Volatile, Writable		reg_addr_d265_0x0109 Table 42: GAIN CONTROL SETUP: Rx1 Manual LMT/- Full Gain
Property	gain_rx1_manual_lpf_gain	UChar		Volatile, Writable		reg_addr_d266_0x010a Table 42: GAIN CONTROL SETUP: Rx1 Manual LPF gain
Property	gain_rx1_manual_digitalforced_gain	UChar		Volatile, Writable		reg_addr_d267_0x010b Table 42: GAIN CONTROL SETUP: Rx1 Manual Digi- tal/Forced Gain
Property	gain_rx2_manual_lmt_full_gain	UChar		Volatile, Writable		reg_addr_d268_0x010c Table 42: GAIN CONTROL SETUP: Rx2 Manual LMT/- Full Gain
Property	gain_rx2_manual_lpf_gain	UChar		Volatile, Writable		reg_addr_d269_0x010d Table 42: GAIN CONTROL SETUP: Rx2 Manual LPF Gain
Property	gain_rx2_manual_digitalforced_gain	UChar		Volatile, Writable		reg_addr_d270_0x010e Table 42: GAIN CONTROL SETUP: Rx2 Manual Digi- tal/Forced Gain
Property	ocpi_pad_10f	UChar	1		True	reg_addr_d271_0x010f
Property	fast_agc_config_1	UChar		Volatile, Writable		reg_addr_d272_0x0110 Table 44: FAST ATTACK AGC SETUP: Config 1
Property	fast_agc_config_2_settling_delay	UChar		Volatile, Writable		reg_addr_d273_0x0111 Table 44: FAST ATTACK AGC SETUP: Config 2 & Set- tling Delay

Duonontes	foot and an annual loot through	UChar		Valatila		
Property	fast_agc_energy_lost_thresh	UChar		Volatile, Writable		reg_addr_d274_0x0112 Table 44: FAST ATTACK AGC SETUP: Energy Lost Threshold
Property	fast_agc_stronger_signal_thresh	UChar		Volatile,		reg_addr_d275_0x0113 Table 44: FAST
Troperty	last_age_stronger_signar_timesir	Conar		Writable		ATTACK AGC SETUP: Stronger Signal Threshold
Property	fast_agc_low_power_thresh	UChar		Volatile,		reg_addr_d276_0x0114 Table 44: FAST
				Writable		ATTACK AGC SETUP: Low Power Threshold
Property	fast_agc_strong_signal_freeze	UChar		Volatile, Writable		reg_addr_d277_0x0115 Table 44: FAST ATTACK AGC SETUP: Strong Signal
		77.63		***		Freeze
Property	fast_agc_final_over_range_and_opt_gain	UChar		Volatile, Writable		reg_addr_d278_0x0116 Table 44: FAST ATTACK AGC SETUP: Final Over Range and Opt Gain
Property	fast_agc_energy_detect_count	UChar		Volatile,		reg_addr_d279_0x0117 Table 44: FAST
				Writable		ATTACK AGC SETUP: Energy Detect Count
Property	fast_agc_agcll_upper_limit	UChar		Volatile,		reg_addr_d280_0x0118 Table 44: FAST
				Writable		ATTACK AGC SETUP: AGCLL Upper Limit
Property	fast_agc_gain_lock_exit_count	UChar		Volatile,		reg_addr_d281_0x0119 Table 44: FAST
				Writable		ATTACK AGC SETUP: Gain Lock Exit Count
Property	fast_agc_initial_lmt_gain_limit	UChar		Volatile,		reg_addr_d282_0x011a Table 44: FAST
		1101		Writable		ATTACK AGC SETUP: Initial LMT Gain Limit
Property	fast_agc_increment_time	UChar		Volatile, Writable		reg_addr_d283_0x011b Table 44: FAST ATTACK AGC SETUP: Increment Time
Property	ocpi_pad_11c	UChar	4	37.1	True	reg_addr_d284_0x011c
Property	slowhybrid_agc_inner_low_thresh	UChar		Volatile, Writable		reg_addr_d288_0x0120 Table 45: SLOW ATTACK AND HYBRID AGC: AGC In- ner Low Threshold
Property	slowhybrid_agc_lmt_overload_counters	UChar		Volatile, Writable		reg_addr_d289_0x0121 Table 45: SLOW ATTACK AND HYBRID AGC: LMT Overload Counters
Property	slowhybrid_agc_adc_overload_counters	UChar		Volatile,		reg_addr_d290_0x0122 Table 45: SLOW
T. C.				Writable		ATTACK AND HYBRID AGC: ADC Overload Counters
Property	slowhybrid_agc_gain_stp1	UChar		Volatile,		reg_addr_d291_0x0123 Table 45: SLOW
				Writable		ATTACK AND HYBRID AGC: Gain Step1
Property	slowhybrid_agc_gain_update_counter1	UChar		Volatile,		reg_addr_d292_0x0124 Table 45: SLOW ATTACK AND HYBRID AGC: Gain Up-
D		UChar		37-1-411-		date Counter1
Property	slowhybrid_agc_gain_update_counter2	UCnar		Volatile,		reg_addr_d293_0x0125 Table 45: SLOW ATTACK AND HYBRID AGC: Gain Up- date Counter2
Property	ocpi_pad_126	UChar	2		True	reg_addr_d294_0x0126
Property	slowhybrid_agc_digital_sat_counter	UChar		Volatile,		reg_addr_d296_0x0128 Table 45: SLOW
				Writable		ATTACK AND HYBRID AGC: Digital Sat Counter
Property	slowhybrid_agc_outer_power_threshs	UChar		Volatile, Writable		reg_addr_d297_0x0129 Table 45: SLOW ATTACK AND HYBRID AGC: Outer Power Thresholds
Property	slowhybrid_agc_gain_stp_2	UChar		Volatile, Writable		reg_addr_d298_0x012a Table 45: SLOW ATTACK AND HYBRID AGC: Gain Step 2
Property	ocpi_pad_12b	UChar	1		True	reg_addr_d299_0x012b
	1					

D .		UChar		37.1.41		11 1000 0 010 TE 11 46 EVEED
Property	ext_lna_high_gain	UChar		Volatile,		reg_addr_d300_0x012c Table 46: EXTER-
				Writable		NAL LNA GAIN WORD: Ext LNA High
						Gain
Property	ext_lna_low_gain	UChar		Volatile,		reg_addr_d301_0x012d Table 46: EXTER-
				Writable		NAL LNA GAIN WORD: Ext LNA Low
						Gain
Property	ocpi_pad_12e	UChar	2		True	reg_addr_d302_0x012e
Property	gain_table	UChar		Volatile,		reg_addr_d304_0x0130 Table 47: AGC
1 1 1	8			Writable		GAIN TABLE: Gain Table Address
Property	gain_table_write_data1	UChar		Volatile,		reg_addr_d305_0x0131 Table 47: AGC
roperty	8411124451024111002441411			Writable		GAIN TABLE: Gain Table Write Data1
Property	gain_table_write_data2	UChar		Volatile.		reg_addr_d306_0x0132 Table 47: AGC
Troperty	gain_table_wiite_data2	CCHai		Writable		GAIN TABLE: Gain Table Write Data2
Property	gain_table_write_data3	UChar		Volatile.		reg_addr_d307_0x0133 Table 47: AGC
Property	gam_table_write_data5	Char		Writable		GAIN TABLE: Gain Table Write Data 3
ъ .		TIGI				
Property	gain_table_read_data1	UChar		Volatile,		reg_addr_d308_0x0134 Table 47: AGC
		TIG!		1777		GAIN TABLE: Gain Table Read Data 1
Property	gain_table_read_data2	UChar		Volatile,		reg_addr_d309_0x0135 Table 47: AGC
						GAIN TABLE: Gain Table Read Data 2
Property	gain_table_read_data3	UChar		Volatile,		reg_addr_d310_0x0136 Table 47: AGC
						GAIN TABLE: Gain Table Read Data 3
Property	gain_table_config	UChar		Volatile,		reg_addr_d311_0x0137 Table 47: AGC
				Writable		GAIN TABLE: Gain Table Config
Property	mixer_subtable	UChar		Volatile,		reg_addr_d312_0x0138 Table 48: MIXER
1 0				Writable		SUBTABLE: Mixer Subtable Address
Property	mixer_subtable_gain_write	UChar		Volatile,		reg_addr_d313_0x0139 Table 48: MIXER
Troporty	mmor soustessame write			Writable		SUBTABLE: Mixer Subtable Gain Word
				Williable		Write
Property	mixer_subtable_bias_write	UChar		Volatile,		reg_addr_d314_0x013a Table 48: MIXER
Troperty	mixer_babaabic_bias_wife	Condi		Writable		SUBTABLE: Mixer Subtable Bias Word
				Wiitable		Write
Property	mixer_subtable_ctrl_write	UChar		Volatile,		reg_addr_d315_0x013b Table 48: MIXER
Froperty	mixer_subtable_ctri_write	Char		Writable		SUBTABLE: Mixer Subtable Control
				writable		Word Write
D .		TYCI		77.1.41		
Property	mixer_subtable_gain_read	UChar		Volatile,		reg_addr_d316_0x013c Table 48: MIXER
						SUBTABLE: Mixer Subtable Gain Word
						Read
Property	mixer_subtable_bias_read	UChar		Volatile,		reg_addr_d317_0x013d Table 48: MIXER
						SUBTABLE: Mixer Subtable Bias Word
						Read
Property	mixer_subtable_ctrl_read	UChar		Volatile,		reg_addr_d318_0x013e Table 48: MIXER
						SUBTABLE: Mixer Subtable Control
						Word Read
Property	mixer_subtable_config	UChar		Volatile,		reg_addr_d319_0x013f Table 48: MIXER
				Writable		SUBTABLE: Mixer Subtable Config
Property	calib_gain_table_word	UChar		Volatile,		reg_addr_d320_0x0140 Table 49: CALI-
P 01 0J				Writable		BRATION GAIN TABLE: Word_Address
Property	calib_gain_table_diff_worderror_write	UChar	<u> </u>	Writable		reg_addr_d321_0x0141 Table 49: CAL-
1 roberry	camp_gam_table_diff_worderror_write	Ciiai		vviitable		IBRATION GAIN TABLE: Gain Diff
						Word/Error Write
D	aslib main table main annon na 3	UChan		Valatila		
Property	calib_gain_table_gain_error_read	UChar		Volatile,		reg_addr_d322_0x0142 Table 49: CALI-
						BRATION GAIN TABLE: Gain Error
_		1				Read
Property	calib_gain_table_config	UChar		Volatile,		reg_addr_d323_0x0143 Table 49: CALI-
				Writable		BRATION GAIN TABLE: Config
Property	calib_gain_table_lna_diff_read_back	UChar		Volatile,		reg_addr_d324_0x0144 Table 49: CALI-
						BRATION GAIN TABLE: LNA Gain Diff
						Read Back

Property	gen_calib_max_mixer_gain_index	UChar		Volatile, Writable		reg_addr_d325_0x0145 Table 50: GEN- ERAL CALIBRATION: Max Mixer Cal- ibration Gain Index
Property	gen_calib_temp_gain_coef	UChar		Volatile, Writable		reg_addr_d326_0x0146 Table 50: GEN- ERAL CALIBRATION: Temp Gain Co- efficient
Property	gen_calib_settle_time	UChar		Volatile, Writable		reg_addr_d327_0x0147 Table 50: GEN- ERAL CALIBRATION: Settle Time
Property	gen_calib_measure_duration	UChar		Volatile, Writable		reg_addr_d328_0x0148 Table 50: GEN- ERAL CALIBRATION: Measure Dura- tion
Property	gen_calib_cal_temp_sensor_word	UChar		Volatile, Writable		reg_addr_d329_0x0149 Table 50: GEN- ERAL CALIBRATION: Cal Temp sensor word
Property	ocpi_pad_14a	UChar	6		True	reg_addr_d330_0x014a
Property	rssi_measure_duration_01	UChar		Volatile, Writable		reg_addr.d336_0x0150 Table 51: RSSI MEASUREMENT CONFIGURATION: Measure Duration 0,1
Property	rssi_measure_duration_23	UChar		Volatile, Writable		reg_addr_d337_0x0151 Table 51: RSSI MEASUREMENT CONFIGURATION: Measure Duration 2,3
Property	rssi_weight_0	UChar		Volatile, Writable		reg_addr_d338_0x0152 Table 51: RSSI MEASUREMENT CONFIGURATION: RSSI Weight 0
Property	rssi_weight_1	UChar		Volatile, Writable		reg_addr_d339_0x0153 Table 51: RSSI MEASUREMENT CONFIGURATION: RSSI Weight 1
Property	rssi_weight_2	UChar		Volatile, Writable		reg_addr.d340_0x0154 Table 51: RSSI MEASUREMENT CONFIGURATION: RSSI Weight 2
Property	rssi_weight_3	UChar		Volatile, Writable		reg_addr.d341_0x0155 Table 51: RSSI MEASUREMENT CONFIGURATION: RSSI Weight 3
Property	rssi_delay	UChar		Volatile, Writable		reg_addr_d342_0x0156 Table 51: RSSI MEASUREMENT CONFIGURATION: RSSI delay
Property	rssi_wait_time	UChar		Volatile, Writable		reg_addr_d343_0x0157 Table 51: RSSI MEASUREMENT CONFIGURATION: RSSI wait time
Property	rssi_config	UChar		Volatile, Writable		reg_addr_d344_0x0158 Table 51: RSSI MEASUREMENT CONFIGURATION: RSSI Config
Property	ocpi_pad_159	UChar	3		True	reg_addr_d345_0x0159
Property	rssi_dec_power_duration_0	UChar		Volatile, Writable		reg_addr_d348_0x015c Table 51: RSSI MEASUREMENT CONFIGURATION: Dec Power Duration
Property	rssi_lna_gain	UChar		Volatile, Writable		reg_addr_d349_0x015d Table 51: RSSI MEASUREMENT CONFIGURATION: LNA Gain
Property	ocpi_pad_15e	UChar	3		True	reg_addr_d350_0x015e
Property	power_ch1_rx_filter_power	UChar		Volatile,		reg_addr_d353_0x0161 Table 53: POWER WORD: CH1 Rx filter Power
Property	ocpi_pad_162	UChar	1		True	reg_addr_d354_0x0162
Property	power_ch2_rx_filter_power	UChar		Volatile,		reg_addr_d355_0x0163 Table 53: POWER WORD: CH2 Rx filter Power
Property	ocpi_pad_164	UChar	5		True	reg_addr_d356_0x0164
Property	calibration_config_1	UChar		Volatile, Writable		reg_addr_d361_0x0169 Table 54: Rx QUADRATURE CALIBRATION: Cali- bration Config 1

Property	calibration_mustbe0x75	UChar		Volatile,		reg_addr_d362_0x016a Table 54: Rx
				Writable		QUADRATURE CALIBRATION: Must be 0x75
Property	calibration_mustbe0x95	UChar		Volatile,		reg_addr_d363_0x016b Table 54: Rx
				Writable		QUADRATURE CALIBRATION: Must be 0x95
Property	ocpi_pad_16c	UChar	4		True	reg_addr_d364_0x016c
Property	rx_pgo_phase_corr_rx1_ina	UChar		Volatile,		reg_addr_d368_0x0170 Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx1A Phase Corr
Property	rx_pgo_gain_corr_rx1_ina	UChar		Volatile,		reg_addr_d369_0x0171 Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx1A Gain Corr
Property	rx_pgo_phase_corr_rx2_ina	UChar		Volatile,		reg_addr_d370_0x0172 Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx2A Phase Corr
Property	rx_pgo_gain_corr_rx2_ina	UChar		Volatile,		reg_addr_d371_0x0173 Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx2A Gain Corr
Property	rx_pgo_offset_corr_rx1_ina_q	UChar		Volatile,		reg_addr_d372_0x0174 Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx1A Q Offset
Property	rx_pgo_offset_corr_rx1_ina	UChar		Volatile,		reg_addr_d373_0x0175 Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx1A Offset
Property	rx_pgo_offset_corr_ina	UChar		Volatile,		reg_addr_d374_0x0176 Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Input A Offsets
Property	rx_pgo_offset_corr_rx2_ina	UChar		Volatile,		reg_addr_d375_0x0177 Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx2A Offset
Property	rx_pgo_offset_corr_rx2_ina_i	UChar		Volatile,		reg_addr_d376_0x0178 Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx2A I Offset
Property	rx_pgo_phase_corr_rx1_inbc	UChar		Volatile,		reg_addr_d377_0x0179 Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx1B/C Phase Corr
Property	rx_pgo_gain_corr_rx1_inbc	UChar		Volatile,		reg_addr_d378_0x017a Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx1B/C Gain Corr
Property	rx_pgo_phase_corr_rx2_inbc	UChar		Volatile,		reg_addr_d379_0x017b Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx2B/C Phase Corr
Property	rx_pgo_gain_corr_rx2_inbc	UChar		Volatile,		reg_addr_d380_0x017c Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx2B/C Gain Corr
Property	rx_pgo_offset_corr_rx1_inbc_q	UChar		Volatile,		reg_addr_d381_0x017d Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx1B/C Q Offset
Property	rx_pgo_offset_corr_rx1_inbc_i	UChar		Volatile,		reg_addr_d382_0x017e Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx1B/C I Offset
Property	rx_pgo_offset_corr_inpbc	UChar		Volatile,		reg_addr_d383_0x017f Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Input B/C Offsets
Property	rx_pgo_offset_corr_rx2_inbc	UChar		Volatile,		reg_addr_d384_0x0180 Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Rx2 B/C Offset

ANGRY
/VIPER
Team

Property	rx_pgo_offset_corr_rx2_inbc_i	UChar		Volatile,		reg_addr_d385_0x0181 Table 55: Rx
Troperty	11125112511251			Writable		PHASE AND GAIN CORRECTION: Rx2 B/C I Offset
Property	rx_pgo_force_bits	UChar		Volatile,		reg_addr_d386_0x0182 Table 55: Rx
				Writable		PHASE AND GAIN CORRECTION: Force Bits
Property	ocpi_pad_183	UChar	2		True	reg_addr_d387_0x0183
Property	rx_dc_offset_wait_count	UChar		Volatile,		reg_addr_d389_0x0185 Table 56: Rx DC
	1	1,12,		Writable		OFFSET CONTROL: Wait Count
Property	rx_dc_offset_count	UChar		Volatile, Writable		reg_addr_d390_0x0186 Table 56: Rx DC OFFSET CONTROL: RF DC Offset Count
Property	rx_dc_offset_config_1	UChar		Volatile, Writable		reg_addr_d391_0x0187 Table 56: Rx DC OFFSET CONTROL: RF DC Offset Con- fig 1
Property	rx_dc_offset_atten	UChar		Volatile,		reg_addr_d392_0x0188 Table 56: Rx DC
				Writable		OFFSET CONTROL: RF DC Offset Attenuation
Property	rx_dc_offset_mustbe0x30	UChar		Volatile, Writable		reg_addr_d393_0x0189 Table 56: Rx DC OFFSET CONTROL: Must be 0x30
Property	ocpi_pad_18a	UChar	1		True	reg_addr_d394_0x018a
Property	rx_dc_offset_config2	UChar		Volatile,		reg_addr_d395_0x018b Table 56: Rx DC
- D		TICI		Writable		OFFSET CONTROL: DC Offset Config2
Property	rx_dc_offset_rf_cal_gain_index	UChar		Volatile, Writable		reg_addr_d396_0x018c Table 56: Rx DC OFFSET CONTROL: RF Cal Gain Index
Property	rx_dc_offset_soi_thresh	UChar		Volatile, Writable		reg_addr_d397_0x018d Table 56: Rx DC OFFSET CONTROL: SOI Threshold
Property	ocpi_pad_18e	UChar	2	***	True	reg_addr_d398_0x018e
Property	rx_dc_offset_bb_shift	UChar		Volatile, Writable		reg_addr_d400_0x0190 Table 56: Rx DC OFFSET CONTROL: BB DC Offset Shift
Property	rx_dc_offset_bb_fast_settle_shift	UChar		Volatile,		reg_addr_d401_0x0191 Table 56: Rx DC
1 0				Writable		OFFSET CONTROL: BB DC Offset Fast Settle Shift
Property	rx_dc_offset_bb_fast_settle_dur	UChar		Volatile, Writable		reg_addr_d402_0x0192 Table 56: Rx DC OFFSET CONTROL: BB Fast Settle Dur
Property	rx_dc_offset_bb_count	UChar		Volatile, Writable		reg_addr_d403_0x0193 Table 56: Rx DC OFFSET CONTROL: BB DC Offset Count
Property	rx_dc_offset_bb_atten	UChar		Volatile, Writable		reg_addr_d404_0x0194 Table 56: Rx DC OFFSET CONTROL: BB DC Offset At- tenuation
Property	ocpi_pad_195	UChar	5		True	reg_addr_d405_0x0195
Property	rx_bb_dc_offset_rx1_word_i_msb	UChar		Volatile,		reg_addr_d410_0x019a Table 60: Rx BB DC OFFSET: RX1 BB DC word I MSB
Property	rx_bb_dc_offset_rx1_word_i_lsb	UChar		Volatile,		reg_addr_d411_0x019b Table 60: Rx BB DC OFFSET: RX1 BB DC word I LSB
Property	rx_bb_dc_offset_rx1_word_q_msb	UChar		Volatile,		reg_addr_d412_0x019c Table 60: Rx BB DC OFFSET: RX1 BB DC word Q MSB
Property	rx_bb_dc_offset_rx1_word_q_lsb	UChar		Volatile,		reg_addr_d413_0x019d Table 60: Rx BB DC OFFSET: RX1 BB DC word Q LSB
Property	rx_bb_dc_offset_rx2_word_i_msb	UChar		Volatile,		reg_addr_d414_0x019e Table 60: Rx BB DC OFFSET: RX2 BB DC word I MSB
Property	rx_bb_dc_offset_rx2_word_i_lsb	UChar		Volatile,		reg_addr_d415_0x019f Table 60: Rx BB DC OFFSET: RX2 BB DC word I LSB
Property	rx_bb_dc_offset_rx2_word_q_msb	UChar		Volatile,		reg_addr_d416_0x01a0 Table 60: Rx BB DC OFFSET: RX2 BB DC word Q MSB
Property	rx_bb_dc_offset_rx2_word_q_lsb	UChar		Volatile,		reg_addr_d417_0x01a1 Table 60: Rx BB DC OFFSET: RX2 BB DC word Q LSB
Property	rx_bb_dc_offset_track_corr_word_i_msb	UChar		Volatile,		reg_addr_d418_0x01a2 Table 60: Rx BB DC OFFSET: BB Track corr word I MSB

Property	rx_bb_dc_offset_track_corr_word_i_lsb	UChar		Volatile,		reg_addr_d419_0x01a3 Table 60: Rx BB
Froperty	TX_DD_dC_offset_track_corr_word_r_isb	OCHAI		volatile,		DC OFFSET: BB Track corr word I LSB
Property	rx_bb_dc_offset_track_corr_word_q_msb	UChar		Volatile,		reg_addr_d420_0x01a4 Table 60: Rx BB DC OFFSET: BB Track corr word Q MSB
Property	rx_bb_dc_offset_track_corr_word_q_lsb	UChar		Volatile,		reg_addr_d421_0x01a5 Table 60: Rx BB DC OFFSET: BB Track corr word Q LSB
Property	ocpi_pad_1a6	UChar	1		True	reg_addr_d422_0x01a6
Property	rssi_readback_rx1_symbol	UChar		Volatile,		reg_addr_d423_0x01a7 Table 61: RSSI READBACK: Rx1 RSSI Symbol
Property	rssi_readback_rx1_preamble	UChar		Volatile,		reg_addr_d424_0x01a8 Table 61: RSSI READBACK: Rx1 RSSI preamble
Property	rssi_readback_rx2_symbol	UChar		Volatile,		reg_addr_d425_0x01a9 Table 61: RSSI READBACK: Rx2 RSSI symbol
Property	rssi_readback_rx2_preamble	UChar		Volatile,		reg_addr_d426_0x01aa Table 61: RSSI READBACK: Rx2 RSSI preamble
Property	rssi_readback_symbol_lsb	UChar		Volatile,		reg_addr_d427_0x01ab Table 61: RSSI READBACK: Symbol LSB
Property	rssi_readback_preamble_lsb	UChar		Volatile,		reg_addr_d428_0x01ac Table 61: RSSI READBACK: Preamble LSB
Property	ocpi_pad_1ad	UChar	46		True	reg_addr_d429_0x01ad
Property	rx_tia_config	UChar		Volatile, Writable		reg_addr_d475_0x01db Table 62: Rx TIA: Rx TIA Config
Property	rx_tia_1_c_lsb	UChar		Volatile, Writable		reg_addr_d476_0x01dc Table 62: Rx TIA: TIA1 C LSB
Property	rx_tia_1_c_msb	UChar		Volatile, Writable		reg_addr_d477_0x01dd Table 62: Rx TIA: TIA1 C MSB
Property	rx_tia_2_c_lsb	UChar		Volatile, Writable		reg_addr_d478_0x01de Table 62: Rx TIA: TIA2 C LSB
Property	rx_tia_2_c_msb	UChar		Volatile, Writable		reg_addr_d479_0x01df Table 62: Rx TIA: TIA2 C MSB
Property	rx_bbf_rx1_r1a	UChar		Volatile, Writable		reg_addr_d480_0x01e0 Table 65: Rx BFF: Rx1 BBF R1A
Property	rx_bbf_rx2_r1a	UChar		Volatile, Writable		reg_addr_d481_0x01e1 Table 65: Rx BFF: Rx2 BBF R1A
Property	rx_bff_rx1_tune_ctrl	UChar		Volatile, Writable		reg_addr_d482_0x01e2 Table 65: Rx BFF: Rx1 Tune Control
Property	rx_bff_rx2_tune_ctrl	UChar		Volatile, Writable		reg_addr_d483_0x01e3 Table 65: Rx BFF: Rx2 Tune Control
Property	rx_bff_rx1_bbf_r5	UChar		Volatile, Writable		reg_addr_d484_0x01e4 Table 65: Rx BFF: Rx1 BBF R5
Property	rx_bff_rx2_bbf_r5	UChar		Volatile, Writable		reg_addr_d485_0x01e5 Table 65: Rx BFF: Rx2 BBF R5
Property	rx_bbf_r2346	UChar		Volatile, Writable		reg_addr_d486_0x01e6 Table 65: Rx BFF: Rx BBF R2346
Property	rx_bbf_c1_msb	UChar		Volatile, Writable		reg_addr_d487_0x01e7 Table 65: Rx BFF: Rx BBF C1 MSB
Property	rx_bbf_c1_lsb	UChar		Volatile, Writable		reg_addr_d488_0x01e8 Table 65: Rx BFF: Rx BBF C1 LSB
Property	rx_bbf_c2_msb	UChar		Volatile, Writable		reg_addr_d489_0x01e9 Table 65: Rx BFF: Rx BBF C2 MSB
Property	rx_bbf_c2_lsb	UChar		Volatile, Writable		reg_addr_d490_0x01ea Table 65: Rx BFF: Rx BBF C2 LSB
Property	rx_bbf_c3_msb	UChar		Volatile, Writable		reg_addr_d491_0x01eb Table 65: Rx BFF: Rx BBF C3 MSB
Property	rx_bbf_c3_lsb	UChar		Volatile, Writable		reg_addr_d492_0x01ec Table 65: Rx BFF: Rx BBF C3 LSB
Property	rx_bbf_cc1_ctr	UChar		Volatile, Writable		reg_addr_d493_0x01ed Table 65: Rx BFF: Rx BBF CC1 Ctr
Property	rx_bbf_mustbe0x60	UChar		Volatile, Writable		reg_addr_d494_0x01ee Table 65: Rx BFF: Must be 0x60

Property	rx_bbf_cc2_ctr	UChar		Volatile,		reg_addr_d495_0x01ef Table 65: Rx BFF:
Froperty	TX_DDI_CC2_Ct1	Collai		Writable		Rx BBF CC2 Ctr
Property	rx_bbf_pow_rz_byte1	UChar		Volatile, Writable		reg_addr_d496_0x01f0 Table 65: Rx BFF: Rx BBF Pow Rz Byte1
Property	rx_bbf_cc3_ctr	UChar		Volatile, Writable		reg_addr_d497_0x01f1 Table 65: Rx BFF: Rx BBF CC3 Ctr
Property	rx_bbf_r5_tune	UChar		Volatile, Writable		reg_addr_d498_0x01f2 Table 65: Rx BFF: Rx BBF R5 Tune
Property	rx_bbf_tune	UChar		Volatile, Writable		reg_addr_d499_0x01f3 Table 65: Rx BFF: Rx BBF Tune
Property	rx_bff_rx1_bbf_man_gain	UChar		Volatile, Writable		reg_addr_d500_0x01f4 Table 65: Rx BFF: Rx1 BBF Man Gain
Property	rx_bff_rx2_bbf_man_gain	UChar		Volatile, Writable		reg_addr_d501_0x01f5 Table 65: Rx BFF: Rx2 BBF Man Gain
Property	ocpi_pad_1f6	UChar	2	VVIItable	True	reg_addr_d502_0x01f6
Property	rx_bbf_tune_config_divide	UChar		Volatile, Writable		reg_addr_d504_0x01f8 Table 66: Rx BBF TUNER CONFIGURATION: RX BBF Tune Divide
Property	rx_bbf_tune_config_config	UChar		Volatile, Writable		reg_addr_d505_0x01f9 Table 66: Rx BBF TUNER CONFIGURATION: RX BBF Tune Config
Property	rx_bbf_tune_config_mustbe0x01	UChar		Volatile, Writable		reg_addr_d506_0x01fa Table 66: Rx BBF TUNER CONFIGURATION: Must be 0x01
Property	rx_bbf_tune_config_rx_bbbw_mhz	UChar		Volatile, Writable		reg_addr_d507_0x01fb Table 66: Rx BBF TUNER CONFIGURATION: Rx BBBW MHz
Property	rx_bbf_tune_config_rx_bbbw_khz	UChar		Volatile, Writable		reg_addr_d508_0x01fc Table 66: Rx BBF TUNER CONFIGURATION: Rx BBBW kHz
Property	ocpi_pad_1fd	UChar	51		True	reg_addr_d509_0x01fd
Property	rx_synth_disable_vco_cal	UChar		Volatile, Writable		reg_addr_d560_0x0230 Table 67: Rx SYN- THESIZER: Disable VCO Cal
Property	rx_synth_integer_byte_0	UChar		Volatile, Writable		reg_addr_d561_0x0231 Table 67: Rx SYN- THESIZER: RX Integer Byte 0
Property	rx_synth_integer_byte_1	UChar		Volatile, Writable		reg_addr_d562_0x0232 Table 67: Rx SYN- THESIZER: RX Integer Byte 1
Property	rx_synth_fract_byte_0	UChar		Volatile, Writable		reg_addr_d563_0x0233 Table 67: Rx SYN- THESIZER: RX Fractional Byte 0
Property	rx_synth_fract_byte_1	UChar		Volatile, Writable		reg_addr_d564_0x0234 Table 67: Rx SYN- THESIZER: RX Fractional Byte 1
Property	rx_synth_fract_byte_2	UChar		Volatile, Writable		reg_addr_d565_0x0235 Table 67: Rx SYN- THESIZER: RX Fractional Byte 2
Property	rx_synth_force_alc	UChar		Volatile, Writable		reg_addr_d566_0x0236 Table 67: Rx SYN- THESIZER: RX Force ALC
Property	rx_synth_force_vco_tune_0	UChar		Volatile, Writable		reg_addr_d567_0x0237 Table 67: Rx SYN- THESIZER: RX Force VCO Tune 0
Property	rx_synth_force_vco_tune_1	UChar		Volatile, Writable		reg_addr_d568_0x0238 Table 67: Rx SYN- THESIZER: RX Force VCO Tune 1
Property	rx_synth_alc_varactor	UChar		Volatile, Writable		reg_addr_d569_0x0239 Table 67: Rx SYN- THESIZER: RX ALC/Varactor
Property	rx_synth_vco_output	UChar		Volatile, Writable		reg_addr_d570_0x023a Table 67: Rx SYN- THESIZER: RX VCO Output
Property	rx_synth_cp_current	UChar		Volatile, Writable		reg_addr_d571_0x023b Table 67: Rx SYN- THESIZER: RX CP Current
Property	rx_synth_cp_offset	UChar		Volatile, Writable		reg_addr_d572_0x023c Table 67: Rx SYN- THESIZER: RX CP Offset
Property	rx_synth_cp_config	UChar		Volatile, Writable		reg_addr_d573_0x023d Table 67: Rx SYN- THESIZER: RX CP Config

Property	rx_synth_loop_filter_1	UChar		Volatile, Writable		reg_addr_d574_0x023e Table 67: Rx SYN- THESIZER: RX Loop Filter 1
Property	rx_synth_loop_filter_2	UChar		Volatile, Writable		reg_addr_d575_0x023f Table 67: Rx SYN- THESIZER: RX Loop Filter 2
Property	rx_synth_loop_filter_3	UChar		Volatile, Writable		reg_addr_d576_0x0240 Table 67: Rx SYN- THESIZER: RX Loop Filter 3
Property	rx_synth_dithercp_cal	UChar		Volatile, Writable		reg_addr_d577_0x024Î Table 67: Rx SYN- THESIZER: RX Dither/CP Cal
Property	rx_synth_vco_bias_1	UChar		Volatile, Writable		reg_addr_d578_0x0242 Table 67: Rx SYN- THESIZER: RX VCO Bias 1
Property	rx_synth_mustbe0x0d	UChar		Volatile, Writable		reg_addr_d579_0x0243 Table 67: Rx SYN- THESIZER: Must be 0x0D
Property	rx_synth_cal_status	UChar		Volatile,		reg_addr_d580_0x0244 Table 67: Rx SYN- THESIZER: RX Cal Status
Property	rx_synth_mustbe0x00	UChar		Volatile, Writable		reg_addr_d581_0x0245 Table 67: Rx SYN- THESIZER: Must be 0x00
Property	rx_synth_mustbe0x02	UChar		Volatile, Writable		reg_addr_d582_0x0246 Table 67: Rx SYN- THESIZER: Set to 0x02 (Must be 0x02)
Property	rx_synth_cp_ovrg_vco_lock	UChar		Volatile,		reg_addr_d583_0x0247 Table 67: Rx SYN- THESIZER: RX CP Ovrg/VCO Lock
Property	rx_synth_mustbe0x0b	UChar		Volatile, Writable		reg_addr_d584_0x0248 Table 67: Rx SYN- THESIZER: Set to 0x0B (Must be 0x0B)
Property	rx_synth_vco_cal	UChar		Volatile, Writable		reg_addr_d585_0x0249 Table 67: Rx SYN- THESIZER: RX VCO Cal
Property	rx_synth_lock_detect_config	UChar		Volatile, Writable		reg_addr_d586_0x024a Table 67: Rx SYN- THESIZER: RX Lock Detect Config
Property	rx_synth_mustbe0x17	UChar		Volatile, Writable		reg_addr_d587_0x024b Table 67: Rx SYN- THESIZER: Must be 0x17
Property	rx_synth_mustbe0x00_also	UChar		Volatile, Writable		reg_addr_d588_0x024c Table 67: Rx SYN- THESIZER: Must be 0x00
Property	rx_synth_mustbe0x00_also_also	UChar		Volatile, Writable		reg_addr_d589_0x024d Table 67: Rx SYN- THESIZER: Must be 0x00
Property	ocpi_pad_24e	UChar	2		True	reg_addr_d590_0x024e
Property	rx_synth_must_be_0x70	UChar		Volatile, Writable		reg_addr_d592_0x0250 Table 67: Rx SYN- THESIZER: Set to 0x70 (Must be 0x70)
Property	rx_synth_vco_varactor_ctrl_1	UChar		Volatile, Writable		reg_addr_d593_0x0251 Table 67: Rx SYN- THESIZER: RX VCO Varactor Control 1
Property	ocpi_pad_252	UChar	8		True	reg_addr_d594_0x0252
Property	rx_fast_lock_setup	UChar		Volatile, Writable		reg_addr_d602_0x025a Table 71: Rx FAST LOCK: Rx Fast Lock Setup
Property	rx_fast_lock_setup_init_delay	UChar		Volatile, Writable		reg_addr_d603_0x025b Table 71: Rx FAST LOCK: Rx Fast Lock Setup Init Delay
Property	rx_fast_lock_program_addr	UChar		Volatile, Writable		reg_addr_d604_0x025c Table 71: Rx FAST LOCK: Rx Fast Lock Program Address
Property	rx_fast_lock_program_data	UChar		Volatile, Writable		reg_addr_d605_0x025d Table 71: Rx FAST LOCK: Rx Fast Lock Program Data
Property	rx_fast_lock_program_read	UChar		Volatile,		reg_addr_d606_0x025e Table 71: Rx FAST LOCK: Rx Fast Lock Program Read
Property	rx_fast_lock_program_ctrl	UChar		Volatile, Writable		reg_addr_d607_0x025f Table 71: Rx FAST LOCK: Rx Fast Lock Program Control
Property	ocpi_pad_260	UChar	1		True	reg_addr_d608_0x0260
Property	rx_lo_gen_power_mode	UChar		Volatile, Writable		reg_addr_d609_0x0261 Table 72: Rx LO GENERATION: Rx LO Gen Power Mode
Property	ocpi_pad_262	UChar	14		True	reg_addr_d610_0x0262
Property	tx_synth_disable_vco_cal	UChar		Volatile, Writable		reg_addr_d624_0x0270 Table 73: Tx SYN- THESIZER: Disable VCO Cal
Property	tx_synth_integer_byte_0	UChar		Volatile, Writable		reg_addr_d625_0x0271 Table 73: Tx SYN- THESIZER: Integer Byte 0
Property	tx_synth_integer_byte_1	UChar		Volatile, Writable		reg_addr_d626_0x0272 Table 73: Tx SYN- THESIZER: Integer Byte 1

Property	tx_synth_fract_byte_0	UChar		Volatile.		reg_addr_d627_0x0273 Table 73: Tx SYN-
Troperty	the synthesis decision of the system of the			Writable		THESIZER: Fractional Byte 0
Property	tx_synth_fract_byte_1	UChar		Volatile,		reg_addr_d628_0x0274 Table 73: Tx SYN-
				Writable		THESIZER: Fractional Byte 1
Property	tx_synth_fract_byte_2	UChar		Volatile,		reg_addr_d629_0x0275 Table 73: Tx SYN-
		1101		Writable		THESIZER: Fractional Byte 2
Property	tx_synth_force_alc	UChar		Volatile, Writable		reg_addr_d630_0x0276 Table 73: Tx SYN- THESIZER: Force ALC
Property	tx_synth_force_vco_tune_0	UChar		Volatile.		reg_addr_d631_0x0277 Table 73: Tx SYN-
Troperty	tx_syntm_force_vco_tune_o	CCHAI		Writable		THESIZER: Force VCO Tune 0
Property	tx_synth_force_vco_tune_1	UChar		Volatile,		reg_addr_d632_0x0278 Table 73: Tx SYN-
				Writable		THESIZER: Force VCO Tune 1
Property	tx_synth_alcvaract_or	UChar		Volatile,		reg_addr_d633_0x0279 Table 73: Tx SYN-
				Writable		THESIZER: ALC/Varactor
Property	tx_synth_vco_output	UChar		Volatile,		reg_addr_d634_0x027a Table 73: Tx SYN-
D	tx_synth_cp_current	UChar		Writable Volatile,		THESIZER: VCO Output reg_addr_d635_0x027b Table 73: Tx SYN-
Property	tx_syntn_cp_current	UCnar		Writable		THESIZER: CP Current
Property	tx_synth_cp_offset	UChar		Volatile,		reg_addr_d636_0x027c Table 73: Tx SYN-
Troporty	onesy noneep sonset			Writable		THESIZER: CP Offset
Property	tx_synth_cp_config	UChar		Volatile,		reg_addr_d637_0x027d Table 73: Tx SYN-
				Writable		THESIZER: CP Config
Property	tx_synth_loop_filter_1	UChar		Volatile,		reg_addr_d638_0x027e Table 73: Tx SYN-
_		77.00		Writable		THESIZER: Loop Filter 1
Property	tx_synth_loop_filter_2	UChar		Volatile, Writable		reg_addr_d639_0x027f Table 73: Tx SYN- THESIZER: Loop Filter 2
Property	tx_synth_loop_filter_3	UChar		Volatile,		reg_addr_d640_0x0280 Table 73: Tx SYN-
Froperty	tx_syntn=loop_inter_s	CCliai		Writable		THESIZER: Loop Filter 3
Property	tx_synth_dithercp_cal	UChar		Volatile,		reg_addr_d641_0x0281 Table 73: Tx SYN-
1 1 1	1			Writable		THESIZER: Dither/CP Cal
Property	tx_synth_vco_bias_1	UChar		Volatile,		reg_addr_d642_0x0282 Table 73: Tx SYN-
				Writable		THESIZER: VCO Bias 1
Property	tx_synth_mustbe0x0d	UChar		Volatile,		reg_addr_d643_0x0283 Table 73: Tx SYN-
D /		HGI		Writable		THESIZER: Must be 0x0D
Property	tx_synth_cal_status	UChar		Volatile,		reg_addr_d644_0x0284 Table 73: Tx SYN- THESIZER: Cal Status
Property	tx_synth_mustbe0x00	UChar		Volatile,		reg_addr_d645_0x0285 Table 73: Tx SYN-
Troperty	tx_synth_mustbcox00	Conai		Writable		THESIZER: Must be 0x00
Property	tx_synth_mustbe0x02	UChar		Volatile,		reg_addr_d646_0x0286 Table 73: Tx SYN-
				Writable		THESIZER: Set to 0x02 (Must be 0x02)
Property	tx_synth_cp_overrange_vco_lock	UChar		Volatile,		reg_addr_d647_0x0287 Table 73: Tx SYN-
						THESIZER: CP Over Range/VCO Lock
Property	tx_synth_mustbe0x0b	UChar		Volatile,		reg_addr_d648_0x0288 Table 73: Tx SYN-
Duamanta	tx_synth_vco_cal	UChar		Writable Volatile,		THESIZER: Set to 0x0B (Must be 0x0B) reg_addr_d649_0x0289 Table 73: Tx SYN-
Property	tx_syntn_vco_car	CChar		Writable		THESIZER: VCO Cal
Property	tx_synth_lock_detect_config	UChar		Volatile,		reg_addr_d650_0x028a Table 73: Tx SYN-
Troporty	onesy nonerodisactocoming			Writable		TEHSIZER: Lock Detect Config
Property	tx_synth_mustbe0x17	UChar		Volatile,		reg_addr_d651_0x028b Table 73: Tx SYN-
				Writable		TEHSIZER: Must be 0x17
Property	tx_synth_mustbe0x00_also	UChar		Volatile,		reg_addr_d652_0x028c Table 73: Tx SYN-
D :		HO		Writable		TEHSIZER: Must be 0x00
Property	tx_synth_mustbe0x00_also_also	UChar		Volatile,		reg_addr_d653_0x028d Table 73: Tx SYN- TEHSIZER: Must be 0x00
Property	ocpi_pad_28e	UChar	2	Writable	True	reg_addr_d654_0x028e
Property	tx_synth_mustbe0x70	UChar		Volatile,	True	reg_addr_d656_0x0290 Table 73: Tx SYN-
1 Toperty	LALSY HUILINGS DOUGTO	Cinal		Writable		TEHSIZER: Set to 0x70 (Must be 0x70)
Property	tx_synth_vco_varactor_ctrl_1	UChar		Volatile,		reg_addr_d657_0x0291 Table 73: Tx SYN-
. r J				Writable		TEHSIZER: VCO Varactor Control 1

Property	dcxo_coarse_tune	UChar		Volatile, Writable		reg_addr_d658_0x0292 Table 74: DCXO: DCXO Coarse Tune
Property	dcxo_fine_tune_high	UChar		Volatile, Writable		reg_addr_d659_0x0293 Table 74: DCXO: DCXO Fine Tune2
Property	dcxo_fine_tune_low	UChar		Volatile, Writable		reg_addr_d660_0x0294 Table 74: DCXO: DCXO Fine Tune1
Property	ocpi_pad_295	UChar	5	writable	True	reg_addr_d661_0x0295
Property	tx_fast_lock_setup	UChar		Volatile,	Truc	reg_addr_d666_0x029a Table 65: Tx
Troperty	tr_iast_iock_setup	CChar		Writable		SYNTH FAST LOCK: Tx Fast Lock Setup
Property	tx_fast_lock_setup_init_delay	UChar		Volatile, Writable		reg_addr_d667_0x029b Table 65: Tx SYNTH FAST LOCK: Tx Fast Lock Setup Init Delay
Property	tx_fast_lock_program_addr	UChar		Volatile, Writable		reg_addr_d668_0x029c Table 65: Tx SYNTH FAST LOCK: Tx Fast Lock Pro- gram Addr
Property	tx_fast_lock_program_data	UChar		Volatile, Writable		reg_addr_d669_0x029d Table 65: Tx SYNTH FAST LOCK: Tx Fast Lock Pro- gram Data
Property	tx_fast_lock_program_read	UChar		Volatile,		reg_addr_d670_0x029e Table 65: Tx SYNTH FAST LOCK: Tx Fast Lock Pro- gram Read
Property	tx_fast_lock_program_ctrl	UChar		Volatile, Writable		reg_addr_d671_0x029f Table 65: Tx SYNTH FAST LOCK: Tx Fast Lock Program Ctrl
Property	ocpi_pad_2a0	UChar	1		True	reg_addr_d672_0x02a0
Property	tx_lo_gen_power_mode	UChar		Volatile, Writable		reg_addr_d673_0x02a1 Table 76: Tx LO GENERATION: Tx LO Gen Power Mode
Property	ocpi_pad_2a2	UChar	4		True	reg_addr_d674_0x02a2
Property	bandgap_mustbe0x0e	UChar		Volatile, Writable		reg_addr_d678_0x02a6 Table 77: MAS- TER BIAS AND BANDGAP CONFIGU- RATION: Set to 0x0E (Must be 0x0E)
Property	ocpi_pad_2a7	UChar	1		True	reg_addr_d679_0x02a7
Property	bandgap_mustbe0x0e_also	UChar		Volatile, Writable		reg_addr_d680_0x02a8 Table 77: MAS- TER BIAS AND BANDGAP CONFIGU- RATION: Set to 0x0E (Must be 0x0E)
Property	ocpi_pad_2a9	UChar	2		True	reg_addr_d681_0x02a9
Property	ref_divide_config_1	UChar		Volatile, Writable		reg_addr_d683_0x02ab Table 78: REFER- ENCE DIVIDER: Ref Divide Config 1
Property	ref_divide_config_2	UChar		Volatile, Writable		reg_addr_d684_0x02ac Table 78: REFER- ENCE DIVIDER: Ref Divide Config 2
Property	ocpi_pad_2ad	UChar	3		True	reg_addr_d685_0x02ad
Property	gain_readback_gain_rx1	UChar		Volatile,		reg_addr_d688_0x02b0 Table 80: Rx GAIN READ BACK: Gain Rx1
Property	gain_readback_lpf_gain_rx1	UChar		Volatile,		reg_addr_d689_0x02b1 Table 80: Rx GAIN READ BACK: LPF Gain Rx1
Property	gain_readback_dig_gain_rx1	UChar		Volatile,		reg_addr_d690_0x02b2 Table 80: Rx GAIN READ BACK: Dig gain Rx1
Property	gain_readback_fast_attack_state	UChar		Volatile,		reg_addr_d691_0x02b3 Table 80: Rx GAIN READ BACK: Fast Attack State
Property	gain_readback_slow_loop_state	UChar		Volatile,		reg_addr_d692_0x02b4 Table 80: Rx GAIN READ BACK: Slow Loop State
Property	gain_readback_gain_rx2	UChar		Volatile,		reg_addr_d693_0x02b5 Table 80: Rx GAIN READ BACK: Gain Rx2
Property	gain_readback_lpf_gain_rx2	UChar		Volatile,		reg_addr_d694_0x02b6 Table 80: Rx GAIN READ BACK: LPF Gain Rx2
Property	gain_readback_dig_gain_rx2	UChar		Volatile,		reg_addr_d695_0x02b7 Table 80: Rx GAIN READ BACK: Dig Gain Rx2
Property	gain_readback_ovrg_sigs_rx1	UChar		Volatile,		reg_addr_d696_0x02b8 Table 80: Rx GAIN READ BACK: Ovrg Sigs Rx1

Property	gain_readback_ovrg_sigs_rx2	UChar		Volatile,		reg_addr_d697_0x02b9 Table 80: Rx GAIN READ BACK: Ovrg Sigs Rx2
Property	ocpi_pad_2ba	UChar	293		True	reg_addr_d698_0x02ba
Property	ctrl	UChar		Volatile, Writable		reg_addr_d991_0x03df Table 83: CON- TROL: Control
Property	ocpi_pad_3e0	UChar	20		True	reg_addr_d992_0x03e0
Property	test_bist_config	UChar		Volatile, Writable		reg_addr_d1012_0x03f4 Table 84: DIGI- TAL TEST: BIST Config
Property	test_observe_config	UChar		Volatile, Writable		reg_addr_d1013_0x03f5 Table 84: DIGI- TAL TEST: Observe Config
Property	test_bist_and_data_port_test_config	UChar		Volatile, Writable		reg_addr_d1014_0x03f6 Table 84: DIGI- TAL TEST: BIST and Data Port Test Config

2 Appendix - Vivado Timing Analysis

The Vivado timing report that OpenCPI runs for device workers may erroneously report a max delay for a clocking path which should have been ignored. Custom Vivado tcl commands had to be run for this device worker to extract pertinent information from Vivado timing analysis. After building the worker, the following commands were run from the assets project directory (after the Vivado settings64.sh was sourced):

```
cd hdl/devices/
vivado -mode tcl
```

Then the following commands were run inside the Vivado tcl terminal:

```
open_project ad9361_config.hdl/target-zynq/ad9361_config_rv.xpr
synth_design -part xc7z020clg484-1 -top ad9361_config_rv -mode out_of_context
create_clock -name clk1 -period 0.001 [get_nets {ctl_in[Clk]}]
report_timing -delay_type min_max -sort_by slack -input_pins -group clk1
```

The following is the output of the timing report. The Fmax for the control plane clock for this worker is computed as the maximum magnitude slack with a control plane clock of 1 ps plus 2 times the assumed 1 ps control plane clock period (3.135 ns + 0.002 ns = 3.137 ns, 1/3.137 ns = 318.78 MHz).

```
Vivado% report_timing -delay_type min_max -sort_by slack -input_pins -group clk1
Timing Report
Slack (VIOLATED) ·
                       -3.135ns (required time - arrival time)
                       wci/wci_decode/my_state_r_reg[2]/C
 Source:
                         (rising edge-triggered cell FDRE clocked by clk1 {rise@0.000ns fall@0.001ns period=0.001ns})
 Destination:
                       wci/wci_decode/FSM_onehot_my_access_r_reg[0]/CE
                         (rising edge-triggered cell FDSE clocked by clk1 {rise@0.000ns fall@0.001ns period=0.001ns})
 Path Group:
                       clk1
 Path Type:
                       Setup (Max at Slow Process Corner)
                       0.002ns (clk1 rise@0.002ns - clk1 rise@0.000ns)
 Requirement:
```

```
Data Path Delay:
                  2.884ns (logic 0.937ns (32.490%) route 1.947ns (67.510%))
Logic Levels:
                  2 (LUT6=2)
Clock Path Skew:
                  -0.049ns (DCD - SCD + CPR)
 Destination Clock Delay (DCD): 0.924ns = ( 0.926 - 0.002 )
 Source Clock Delay (SCD): 0.973ns
 Clock Pessimism Removal (CPR): 0.000ns
Clock Uncertainty: 0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
 Total System Jitter (TSJ): 0.071ns
 Total Input Jitter (TIJ): 0.000ns
 Discrete Jitter
                    (DJ): 0.000ns
 Phase Error
                    (PE): 0.000ns
 Location
                 Delay type
                                     Incr(ns) Path(ns) Netlist Resource(s)
(clock clk1 rise edge) 0.000 0.000 r
                                       0.000 0.000 r ctl_in[Clk] (IN)
                 net (fo=66, unset)
                                       0.973 0.973 wci/wci_decode/ctl_in[Clk]
                                                   r wci/wci_decode/my_state_r_reg[2]/C
                                       0.518 1.491 r wci/wci_decode/my_state_r_reg[2]/Q
                 FDRE (Prop_fdre_C_Q)
                 net (fo=5, unplaced)
                                       0.993 2.484 wci/wci_decode/wci_state[2]
                                                    r wci/wci_decode/ctl_out[SResp][1]_INST_0_i_2/I0
                 LUT6 (Prop_lut6_IO_0)
                                      0.295 2.779 r wci/wci_decode/ctl_out[SResp][1]_INST_0_i_2/0
                                       net (fo=4, unplaced)
                                                    r wci/wci_decode/FSM_onehot_my_access_r[4]_i_1/I2
                 LUT6 (Prop_lut6_I2_0)
                                       0.124 3.346 r wci/wci_decode/FSM_onehot_my_access_r[4]_i_1/0
                 net (fo=8, unplaced)
                                       0.511 3.857 wci/wci_decode/my_access_r
                 FDSE
                                                   r wci/wci_decode/FSM_onehot_my_access_r_reg[0]/CE
                 (clock clk1 rise edge) 0.002 0.002 r
                                       0.000 0.002 r ctl_in[Clk] (IN)
                 net (fo=66, unset)
                                       0.924 0.926 wci/wci_decode/ctl_in[Clk]
                 FDSE
                                                   r wci/wci_decode/FSM_onehot_my_access_r_reg[0]/C
                 clock pessimism
                                       0.000 0.926
                 clock uncertainty
                                      -0.035 0.891
                 FDSE (Setup_fdse_C_CE) -0.169 0.722 wci/wci_decode/FSM_onehot_my_access_r_reg[0]
                 required time
                                               0.722
                 arrival time
                                              -3.857
                 slack
                                              -3.135
```

report_timing: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2093.707 ; gain = 496.523 ; free physical = 13626 ; free virtual = 87791