Component Data Sheet ANGRYVIPER Team

## Summary - AD9361 SPI

Name	$ad9361$ _spi
Worker Type	Device
Version	v1.4
Release Date	October 2018
Component Library	ocpi.assets.devices
Workers	ad9361_spi.hdl
Tested Platforms	Zedboard (ISE), Zedboard (Vivado), ML605 (FMC LPC slot)

## **Functionality**

The AD9361 SPI subdevice worker implements a SPI state machine for communication with the AD9361 IC[1].


## Worker Implementation Details

### ad9361\_spi.hdl

The ad9361\_spi.hdl subdevice worker is intend for use in platforms/cards where a SPI bus exists which addresses only the AD9361. SPI read/writes are actuated by the rprops rawprop port. A devsignal is also sent in which can force the AD9361 RESETB pin, which is active-low, to logic 0.

### **Block Diagrams**

### Top level



# Source Dependencies

### ad9361\_spi.hdl

- assets/hdl/devices/ad9361\_spi.hdl/comp.vhd
- assets/hdl/devices/ad9361\_spi.hdl/signals.vhd
- assets/hdl/primitives/util/spi.vhd
- $\bullet \ assets/hdl/primitives/util/util\_pkg.vhd \\$

# Component Spec Properties

Name	Type	SequenceLength	ArrayDimensions	Accessibility	Valid Range	Default	Usage	
CP_CLK_FREQ_HZ_p	Float	-	-	Parameter	Standard	100e6	Value will determine assumed frequency of	
							the Control Plane (CP) clock. This value	
							is used to calculate the dividor for the SP	
							clock	
SPI_CLK_FREQ_HZ_p	Bool	-	-	Parameter	Standard	6.25e6	-	
lastAddr	UShort	-	-	Volatile	Standard	-	-	
lastAddr	UChar	-	-	Volatile	Standard	-	-	
lastAddr	Bool	-	-	Volatile	Standard	-	-	

# Worker Properties

# $ad9361\_spi.hdl$

Scope	Name	Type	SequenceLength	ArrayDimensions	Accessibility	Valid Range	Default	Usage
-	-	-	-	-	-	•	-	-

# **Component Ports**

Name	Producer	Protocol	Optional	Advanced	Usage
-	-	-	-	ī	-

# Worker Interfaces

# $ad9361\_spi.hdl$

2

Type	Name	Optional	Usage					
RawProp	rprops	True	-					
Type	Name	Count	Optional	Master	Signal	Direction	Width	Description
DevSignal	dev_force_spi_reset	1	False	False	force_reset	Output	1	Used to force AD9361 RESETB pin, which is active-low, to logic 0.

## Control Timing and Signals

The AD9361 SPI.hdl device worker operates entirely in the control plane clock domain. All SPI data and SPI clock signals are generated in the control plane clock domain. Note that SPI clock can only be a divided version of the control plane clock.

### **Worker Configuration Parameters**

ad9361\_spi.hdl

Table 1: Table of Worker Configurations for worker: ad9361\_spi

Configuration	CP_CLK_FREQ_HZ_p	ocpi_endian	ocpi_debug	SPI_CLK_FREQ_HZ_p
0	100000000.0	little	false	6250000.0
1	125000000.0	little	false	6250000.0

### Performance and Resource Utilization

#### ad9361\_spi.hdl

Fmax refers to the maximum allowable clock rate for any registered signal paths within a given clock domain for an FPGA design. Fmax in the table below is specific only to this worker and represents the maximum possible Fmax for any OpenCPI bitstream built with this worker included. Note that the Fmax value for a given clock domain for the final bitstream is often worse than the Fmax specific to this worker, even if this worker is the only one included in the bitstream.

Table 2: Resource Utilization Table for worker: ad9361\_spi

Configuration	OCPI Target	Tool	Version	Device	Registers (Typ)	LUTs (Typ)	Fmax (MHz) (Typ)	Memory/Special Functions
0	zynq	Vivado	2017.1	xc7z020clg484-1	67	94	235 1	N/A
0	stratix4	Quartus	17.1.0	EP4SGX230KF40C2	70	139	N/A	N/A
0	virtex6	ISE	14.7	6vlx240tff1156-1	65	130	437.445	N/A
1	zynq	Vivado	2017.1	xc7z020clg484-1	68	101	315 1	N/A
1	stratix4	Quartus	17.1.0	EP4SGX230KF40C2	71	141	N/A	N/A
1	virtex6	ISE	14.7	6vlx240tff1156-1	65	134	412.712	N/A

#### Test and Verification

The test outlined in [3] includes validation of a subset of this worker's functionality.

#### References

- [1] AD9361 Datasheet and Product Info http://www.analog.com/en/products/rf-microwave/integrated-transceivers-transmitters-receivers/ wideband-transceivers-ic/ad9361.html
- [2] AD9361 Reference Manual UG-570 AD9361 Reference Manual UG-570.pdf
- [3] AD9361 DAC Component Data Sheet https://opencpi.github.io/assets/AD9361\_DAC.pdf

 $<sup>^{1}</sup>$ These measurements were the result of a Vivado timing analysis which was different from the Vivado analysis performed by default for OpenCPI worker builds. For more info see Appendix 1

Component Data Sheet ANGRYVIPER Team

## 1 Appendix - Vivado Timing Analysis

The Vivado timing report that OpenCPI runs for device workers may erroneously report a max delay for a clocking path which should have been ignored. Custom Vivado tcl commands had to be run for this device worker to extract pertinent information from Vivado timing analysis. After building the worker, the following commands were run from the base project directory (after the Vivado settings64.sh was sourced):

```
cd hdl/devices/
vivado -mode tcl
```

Then the following commands were run inside the Vivado tcl terminal for the parameter property set:

- CP\_CLK\_FREQ\_HZ\_p=100e6
- SPI\_CLK\_FREQ\_HZp=6.25e6

```
open_project ad9361_spi.hdl/target-zynq/ad9361_spi_rv.xpr
synth_design -part xc7z020clg484-1 -top ad9361_spi_rv -mode out_of_context
create_clock -name clk1 -period 0.001 [get_nets {ctl_in[Clk]}]
report_timing -delay_type min_max -sort_by slack -input_pins -group clk1
```

The Fmax for the control plane clock for this worker is computed as the maximum magnitude slack with a control plane clock of 1 ps plus 2 times the assumed 1 ps control plane clock period (4.244 ns + 0.002 ns = 4.244 ns, 1/4.244 ns = 235.52 MHz). Then the following commands were run inside the Vivado tcl terminal for the parameter property set:

- CP\_CLK\_FREQ\_HZ\_p=125e6
- SPI\_CLK\_FREQ\_HZp=6.25e6

```
open_project ad9361_spi.hdl/target-1-zynq/ad9361_spi_rv.xpr
synth_design -part xc7z020clg484-1 -top ad9361_spi_rv_c1 -mode out_of_context
create_clock -name clk1 -period 0.001 [get_nets {ctl_in[Clk]}]
report_timing -delay_type min_max -sort_by slack -input_pins -group clk1
```

The Fmax for the control plane clock for this worker is computed as the maximum magnitude slack with a control plane clock of 1 ps plus 2 times the assumed 1 ps control plane clock period (3.169 ns + 0.002 ns = 3.171 ns, 1/3.171 ns = 315.36 MHz).