## Summary - AD9361 DAC Sub

Name	$ad9361\_dac\_sub$
Worker Type	Device
Version	v1.4
Release Date	October 2018
Component Library	ocpi.assets.devices
Workers	ad9361_dac_sub.hdl
Tested Platforms	<ul> <li>Agilent Zedboard/Analog Devices FMCOMMS2</li> <li>Agilent Zedboard/Analog Devices FMCOMMS3</li> <li>x86/Xilinx ML605/Analog Devices FMCOMMS2 (FMC-LPC slot only)</li> <li>x86/Xilinx ML605/Analog Devices FMCOMMS3 (FMC-LPC slot only)</li> <li>Ettus E310 (Vivado only, tested via ad9361_dac_sub.test in av.bsp.e310 project)</li> </ul>

## **Functionality**

The AD9361 DAC Sub is a subdevice worker whose primary purpose is to time-interleave data streams for two TX channels in preparation for sending to the AD9361 IC pins (independent of which of the IC's P0/P1 buses the TX data streams are sent to). Time-interleaving occurs according to the timing diagrams specified in [2]. This worker ingests data from at most two instances of the ad9361\_dac.hdl device worker, each which handles a single TX channel data stream, and time-interleaves all channels onto a single data bus that is sent out eventually (via devsignals to ad9361\_data\_sub.hdl[4]) to the appropriate TX data stream pins of the AD9361 IC[1].

## Worker Implementation Details

#### ad9361\_dac\_sub.hdl

The ad9361\_dac\_sub.hdl subdevice worker handles registering and interleaving of two independent TX data streams which are sent to this worker via the dev\_data\_ch0\_in and dev\_data\_ch1\_in devsignal ports. Data is sent out via the dev\_data\_to\_pins devsignal port which ad9361\_data\_sub.hdl routes to the AD9361[4]. This worker's LVDS\_p, HALF\_DUPLEX\_p, SINGLE\_PORT\_p, and DATA\_RATE\_CONFIG\_p parameter properties enforce build-time configuration for all of the possible AD9361 TX data time-interleaved modes. The currently supported modes and their limitations are shown in the following table.

Table 1: Supported ADC Sampling Rates per RX channel

Platform/Cards which	AD9361 Data Port Mode	AD9361 Channel Mode	Max AD9361-	Max
allow the AD9361			Supported Sampling	ad9361_dac_sub.hdl-
Data Port/Channel			Rate per RX channel	Supported Sampling
Mode				Rate per RX channel
E310	CMOS Single Port Half Duplex SDR			not yet supported
E310	CMOS Single Port Half Duplex DDR			not yet supported
E310	CMOS Single Port Full Duplex SDR			not yet supported
E310	CMOS Single Port Full Duplex DDR			not yet supported
E310	CMOS Dual Port Half Duplex SDR			not yet supported
E310	CMOS Dual Port Half Duplex DDR			not yet supported
E310	CMOS Dual Port Full Duplex SDR			not yet supported
E310	CMOS Dual Port Full Duplex DDR			not yet supported
		1R1T, 2R2T Timing=0	30.72 Msps	30.72  Msps
		1R1T, 2R2T Timing=1		
E310	CMOS Single Port Full Duplex DDR	2R1T	15.36 Msps	15.36  Msps
		1R2T		
FMCOMMS2/3	LVDS (Dual Port Full Duplex DDR)	all configs	61.44 Msps	61.44 Msps <sup>1</sup>

<sup>&</sup>lt;sup>1</sup>There are limited guarantees of data fidelity on the FMCOMMS2/3 cards for certain multichannel modes on certain platforms, although tests at room temperature have always yielded 100% fidelity.

Note that "channel 0" within the context of this worker corresponds to the AD9361 T1 channel and "channel 1" corresponds to the AD9361 T2 channel in the AD9361 timing diagrams<sup>2</sup>. The mapping between the AD9361's T1/T2 channels and the AD9361 physical TX connector outputs is variable depending on the AD9361 register configuration. This relationship is shown in the following table. Due to the AD9361's T2 behavior<sup>3</sup>, channel 1 should only ever be used when 2 TX channels are desired.

ad9361_dac_sub.hdl devsignal channel	AD9361 timing diagram channel	AD9361 TX RF Port	AD9361 Register 0x010 Bit D5 <sup>4</sup> (channel swap)	AD9361 Register 0x002 Bits [D7 D6] <sup>5</sup> (channel enable)	AD9361 Register 0x004 Bit D6 (port select)
0	T1	TX1A	0	[D.C. 1]	0
0	T1	TX1B	0	[D.C. 1]	1
0	T1	TX2A	1	[1 D.C.]	0
0	T1	TX2B	1	[1 D.C.]	1
1 3	T2 <sup>3</sup>	TX2A	0	[1 1]	0
1 3	T2 <sup>3</sup>	TX2B	0	[1 1]	1

[1 1] [1 1]

Table 2: Channel Connectivity (D.C. means Don't Care.)

### **Block Diagrams**


 $T2^{-3}$ 

 $T2^{-3}$ 

TX1A

TX1B

#### Top level



<sup>&</sup>lt;sup>2</sup>For more info, see e.g. Figure 80 in [2].

<sup>&</sup>lt;sup>3</sup>Data sent via T2 is only ever transmitted when the AD9361 register 0x002 Bits D7 and D6 are 1 (which corresponds to one of 1R2T or 2R2T modes).

<sup>&</sup>lt;sup>4</sup>Note that AD9361 register 0x010 Bit D5 is controlled by no-OS's AD9361\_InitParam struct's tx\_channel\_swap\_enable member[2] and that the ad9361\_config\_proxy.rcc worker's ad9361\_init property sets that member value[6].

<sup>&</sup>lt;sup>5</sup>Note that AD9361 register 0x002 Bits [D7 D6] are controlled by no-OS's AD9361\_InitParam struct's one\_rx\_one\_tx\_use\_tx\_num member and two\_rx\_two\_tx\_mode\_enable member[2] and that the ad9361\_config\_proxy.rcc worker's ad9361\_init property sets these member values[6].

# Source Dependencies

#### $ad9361\_dac\_sub.hdl$

- $\bullet \ assets/hdl/devices/ad9361\_dac\_sub.hdl/ad9361\_dac\_sub\_cmos\_single\_port\_fdd\_ddr.vhd$
- $\bullet \ assets/hdl/devices/ad9361\_dac\_sub.hdl/ad9361\_dac\_sub.vhd\\$
- $\bullet \ assets/hdl/devices/ad9361\_dac\_sub.hdl/ad936x\_tx\_data\_cmos\_single\_port\_fdd\_ddr.vhd$
- $\bullet \ assets/hdl/devices/ad9361\_dac\_sub.hdl/event\_in\_x2\_to\_txen.vhd \\$
- $\bullet \ assets/hdl/primitives/bsv/imports/SyncBit.v \\$
- $\bullet \ assets/hdl/primitives/bsv/bsv\_pkg.vhd \\$

# Component Spec Attributes

Attribute	Value
NoControl	True

# Component Spec Properties

Name	Type	SequenceLength	ArrayDimensions	Accessibility	Valid Range	Default	Usage
-	-	-	-	-	-	-	-

# Worker Properties

### $ad9361\_dac\_sub.hdl$

Scope	Name	Type	SequenceLength	ArrayDimensions	Accessibility	Valid Range	Default	Usage
Property	LVDS_p	Bool	-	-	Parameter	Standard	False	Use LVDS TX data bus interleaving scheme,
								otherwise use CMOS interleaving scheme.
								Default is CMOS.
Property	HALF_DUPLEX_p	Bool	-	-	Parameter	Standard	False	Use half duplex mode, otherwise use full du-
								plex mode. Must be false when using LVDS
								mode.
Property	SINGLE_PORT_p	Bool	-	-	Parameter	Standard	False	Use single port, otherwise use both (dual)
								ports. Default is to use both ports. Must
								be false when using LVDS mode.
Property	DATA_RATE_CONFIG_p	Enum	-	-	Parameter	SDR, DDR	DDR	This should have a value of DDR when LVDS_p
								has a value of true. Either value is acceptable
								when LVDS_p has a value of false (i.e. CMOS
								mode is used).

# **Component Ports**

Name	Producer	Protocol	Optional	Advanced	Usage
-	-	-	-	-	-

# Worker Interfaces

# $ad9361\_dac\_sub.hdl$

Type	Name	Count	Optional	Master	Signal	Direction	Width	Description				
					config_is_two_r	Input	1	Some data port configurations (such as LVDS) require the TX bus to use 2R2T timing if either 2 TX or 2 RX channels are used. For example, if using LVDS and this has a value of 1, 2R2T timing will be forced.				
					ch0_handler_is_present	Output	1	Value is 1 if the dev_data_ch0 dev signal is connected to a worker (that "handles" the data) and 0 otherwise. This is expected to be hardcoded at buildtime.				
					ch1_handler_is_present	Output	1	Value is 1 if the dev_data_ch1 dev signal is connected to a worker (that "handles" the data) and 0 otherwise. This is expected to be hardcoded at buildtime.				
					data_bus_index_direction	Output	1	Value is 1 if the bus indexing of the P0_D/P1_D signals from dev_data_from_pins was reversed before processing.  This is expected to be hardcoded at buildtime.				
					data_clk_is_inverted	Output	1	Value is 1 if the clock in via dev_data_clk was inverted inside this worker before used as an active-edge rising clock. This is expected to be hardcoded at buildtime.				
DevSignal	dev_cfg_data	1	False	True	islvds	Output	1	Value is 1 if LVDS_p has a value of true and 0 if LVDS_p has a value of false. Because LVDS_p is a parameter property, this is hardcoded at buildtime. The purpose of this devsignal is to feed this worker's buildtime-specified LVDS/CMOS mode through ad9361_config.hdl to ad9361_config_proxy.rcc so No-OS knows which LVD-S/CMOS mode to use when initializing the AD9361 IC.				
									isdualport	Output	1	Value is 1 if SINGLE_PORT_p has a value of false and 0 if SINGLE_PORT_p has a value of true. Because SINGLE_PORT_p is a parameter property, this is hardcoded at buildtime. The purpose of this devsignal is to feed this worker's buildtime-specified single/dual port mode through ad9361_config_hotological to ad9361_config_proxy.rcc so No-OS knows which single/dual port mode to use when initializing the AD9361 IC.
					isfullduplex	Output	1	Value is 1 if HALF_DUPLEX_p has a value of false and 0 if HALF_DUPLEX_p has a value of true. Because HALF_DUPLEX_p is a parameter property, this is hardcoded at buildtime. The purpose of this devsignal is to feed this worker's buildtime-specified half/full duplex mode through ad9361_config.hdl to ad9361_config_proxy.rcc so No-OS knows which half/full duplex mode to use when initializing the AD9361 IC.				
					isDDR	Output	1	Value is 1 if DATA_RATE_CONFIG_p has a value of DDR and 0 if DATA_RATE_CONFIG_p has a value of SDR. Because DATA_RATE_CONFIG_p is a parameter property, this is hard-coded at buildtime. The purpose of this devsignal is to feed this worker's buildtime-specified SDR/DDR mode through ad9361.config.hdl to ad9361_config_proxy.rcc so No-OS knows which half/full duplex mode to use when initializing the AD9361 IC.				
					present	Output	1	Used to communicate to ad9361_config.hdl that it should validate the islvds, isdualport, isfullduplex, and isddr signals against similar signals in the ad9361_adc_sub.hdl and ad9361_data_sub.hdl workers if they are present in the bitstream. This is expected to be hardcoded at build-time.				

					config_is_two_t	Input	1	Some data port configurations (such as LVDS) require
					going is a west	Impat	1	the TX bus to use 2R2T timing if either 2 TX or 2 RX
DevSignal	dev_cfg_data_tx	1	False	True				channels are used. For example, if using LVDS and this
Devsignar	dev_cig_data_tx	1	raise	True				has a value of 1, 2R2T timing will be forced.
					force_two_r_two_t_timing	Input	1	Expected to match value of AD9361 register 0x010 bit
				_		_		D2[3].
DevSignal	dev_data_clk	1	False	True	DATA_CLK_P	Input	1	Buffered version of AD9361 DATA_CLK_P pin.
								Data bus containing configuration-specific AD9361 pins
								corresponding to the TX data path:  * CMOS single port half duplex: [12'b0 P0_D[11:0]],
								* CMOS single port full duplex: [12 bb F0-D[11:0]],
								* CMOS dual port half duplex: [P0_D[11:0]] P1_D[11:0]],
								* CMOS dual port full duplex: [12'b0 P1_D[11:0]],
					data	Output	24	* LVDS: [18'b0 TX_D[5:0]],
					uata	Output	24	or, if ports are swapped:
DevSignal	dev_data_to_pins	1	False	True				* CMOS single port half duplex: [12'b0 P1_D[11:0]],
								* CMOS single port full duplex: [18'b0 P1_D[11:6]],  * CMOS dual port half duplex: [P1_D[11:0] P0_D[11:0]],
								* CMOS dual port half duplex: [F1_D[11:0] F0_D[11:0]],
								* LVDS: (unsupported with port swap).
								For more info see [4].
					tx_frame	Output	1	Signal which will drive the output buffer which drives
						1		the AD9361 TX_FRAME_P pin.
					fb_clk	Output	1	Signal which will drive the output buffer which will drive
D G: 1	1	-	- D.I					the AD9361 FB_CLK_P pin.
DevSignal	dev_txen	1	False	True	txen	Output	1 1	- Website 1 if a color is a constable this last week and
					present dac_clk	Output Input	1	Value is 1 if a worker is connected to this devsignal port.  Clock for dac_ready, dac_take, dac_data_I, and
					dac_cik	Impat	1	dac_data_Q.
					dac_ready	Output	1	Indicates that the dac_data_I and dac_data_Q are
								valid/ready to be latched on the next rising edge of
								adc_clk.
D 0: 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	Б.	Б.1	dac_take	Input	1	Indicates that dac_data_I and dac_data_Q were latched
DevSignal	dev_data_ch0_in	1	False	False				on the previous rising edge of dac_clk. If in the previous clock cycle dac_ready was 1, the values of dac_data_I and
								dac_data_Q should not be allowed to update with a new
								sample until dac_take is 1.
					dac_data_I	Output	12	Signed Q0.11 I value of DAC sample corresponding to
								RX channel 0.
					dac_data_Q	Output	12	Signed Q0.11 Q value of DAC sample corresponding to
						0.4.	1	RX channel 0.
					present dac_clk	Output Input	1	Value is 1 if a worker is connected to this devsignal port.  Clock for dac_ready, dac_take, dac_data_I, and
					dac_cik	Input	1	dac_data_Q. dac_take, dac_data_1, and
					dac_ready	Output	1	Indicates that the dac_data_I and dac_data_Q are
								valid/ready to be latched on the next rising edge of
								adc_clk.
- a					dac_take	Input	1	Indicates that dac_data_I and dac_data_Q were latched
DevSignal	dev_data_ch1_in	1	True	False				on the previous rising edge of dac_clk. If in the previous
								clock cycle dac_ready was 1, the values of dac_data_I and dac_data_Q should not be allowed to update with a new
								sample until dac_take is 1.
					dac_data_I	Output	12	Signed Q0.11 I value of DAC sample corresponding to
						1		RX channel 1.
					dac_data_Q	Output	12	Signed Q0.11 Q value of DAC sample corresponding to RX channel 1.
				1	txon_pulse	Output	1	-
DevSignal	dev_tx_event_ch0	1	Falce	False	txoff_pulse	Output	1	-
Devoignan	dev_tv_event_cn0	1	False	raise	event_in_connected	Output	1	-
					is_operating	Output	1	-

					txon_pulse	Output	1	-
DevSignal	dev_tx_event_ch1	1	1 True	False	txoff_pulse	Output	1	-
Devoignai	dev_tx_event_enr	1			event_in_connected	Output	1	-
					is_operating	Output	1	-

# **Subdevice Connections**

Supports Worker	Supports Worker Port	ad9361_dac_sub.hdl Port	ad9361_dac_sub.hdl Port Index
ad9361_dac	dev_dac	dev_data_ch0_in	0
ad9361_dac	dev_dac	dev_data_ch1_in	0

## Control Timing and Signals

The AD9361 DAC Sub subdevice worker contains four clock domains: control plane, FB\_CLK\_P, "dac\_clk" and "dacd2\_clk".

#### Control Plane Clock Domain

The data\_cfg\_tx signals enter this worker in the control plane clock domain. Inside this worker, they are combined combinatorially into a single signal which is subsequently synchronized to the dacd2\_clk domain. The dacd2\_clk domain signal is then used to handle time-interleaving of multiple channel's data.

#### DATA\_CLK\_P/FB\_CLK\_P Clock Domain

The AD9361 DATA\_CLK\_P clock enters this worker via the dev\_data\_clk devsignal. DATA\_CLK\_P clock is forwarded to the FB\_CLK\_P device signal as well as used to generate dac\_clk.

#### "dac\_clk" Clock Domain

The "dac\_clk" clock is an inverted version of DATA\_CLK\_P. Note that data transitions for the TX data sent out via the dev\_data\_to\_pins devsignal port are falling-edge aligned with FB\_CLK\_P since the falling edge is what the AD9361 datasheets specifies its setup/hold requirements against[2]. The dac\_clk domain allows for logic within this worker to be falling edge aligned with FB\_CLK\_P.

#### "dacd2\_clk" Clock Domain

The "dacd2\_clk" clock is a divided by 2 version of "dac\_clk". TX data for channel 0 and channel 1 enter this worker in the dacd2\_clk domain from the dev\_data\_ch0\_in and dev\_data\_ch1\_in devsignal ports, respectively. The dacd2\_clk clock was a necessary replacement for some of the dac\_clk logic in order to alleviate timing violations in the dac\_clk domain for the zed\_ise platform. Note that because dacd2\_clk is a divided version of dac\_clk, synchronization logic between the two is not necessary and not included.

#### Data latency

#### • LVDS mode and CMOS Single Port Full Duplex

Latency for these modes is given as the number of clock cycles from a given channel's data becoming ready on the dac\_data\_I and dac\_data\_Q devsignals to the starting edge of the high 6-bit I word on the AD9361 data bus output. Note that, for multichannel modes, latency can be two possible values depending on the current state of the 2-state channel serialization state machine when dac\_data\_I/dac\_data\_Q becomes ready. The latency for the various LVDS and CMOS Single Port Full Duplex configurations are as follows:

- 1R1T
  - channel 0 data latency = 3 FB\_CLK\_P cycles (2 are pipeline delay which are arguably unnecessary and 1 is a 12-bit word to 6-bit word serialization register)
- 2R1T/1R2T/2R2T channel 0 data latency = 3 or 5 FB\_CLK\_P cycles (2 are pipeline delay which are arguably unnecessary, 2 are possible channel serialization register delay, and 1 is a 12-bit word to 6-bit word serialization register) channel 1 data latency = 3 or 5 FB\_CLK\_P cycles (2 are pipeline delay which are arguably unnecessary, 2 are possible channel serialization register delay, and 1 is a 12-bit word to 6-bit word serialization register)

#### **Multichannel Phase Coherency**

Note that the two channel data made available via dev\_data\_ch0\_in and dev\_data\_ch1\_in are only ever considered to be phase coherent if coherency is guaranteed by the worker(s) that dev\_data\_ch0\_in and dev\_data\_ch1\_in are connected to. For example, multiple instances of ad9361\_dac.hdl would not guarantee phase coherence because their datastreams would be independent. However, if a single device worker was created which interfaced with both dev\_data\_ch0\_in and dev\_data\_ch1\_in, phase coherency could be guaranteed by updating the values for the two channels in an every-other-clock fashion.

# Worker Configuration Parameters

#### ad9361\_dac\_sub.hdl

Table 4: Table of Worker Configurations for worker: ad9361\_dac\_sub

Configuration	DATA_RATE_CONFIG_p	SINGLE_PORT_p	HALF_DUPLEX_p	LVDS_p
0	DDR	false	false	true
1	DDR	true	false	false

#### Performance and Resource Utilization

#### ad9361\_dac\_sub.hdl

Fmax refers to the maximum allowable clock rate for any registered signal paths within a given clock domain for an FPGA design. Fmax in the table below is specific only to this worker and represents the maximum possible Fmax for any OpenCPI bitstream built with this worker included. Note that the Fmax value for a given clock domain for the final bitstream is often worse than the Fmax specific to this worker, even if this worker is the only one included in the bitstream.

In the tables below, dev\_data\_clk is the worker source code name for the signal which is ultimately driven by, and has the same clock rate of, the AD9361 DATA\_CLK pin pair.

Table 5: Resource Utilization Table for worker: ad9361\_dac\_sub

Configuration	OCPI Target	Tool	Version	Device	Registers (Typ)	LUTs (Typ)	Fmax (MI	Hz) (Typ)	Memory/Special Functions
							control plane clock	dev_data_clk clock	
0	zynq	Vivado	2017.1	xc7z020clg484-1	94	89	477 1	267 1	ODDR: 7 BUFR: 1
0	virtex6	ISE	14.7	6vlx240tff1156-1	101	113	689.655	632.511	ODDR: 7 BUFR: 1
1	zynq	Vivado	2017.1	xc7z020clg484-1	24	36	477 1	297 1	ODDR: 7
1	virtex6	ISE	14.7	6vlx240tff1156-1	29	44	689.655	496.416	ODDR: 7

#### Test and Verification

The test outlined in [5] includes validation of this worker's functionality (for LVDS mode and CMOS Single Port Full Duplex DDR mode only).

 $<sup>^{1}</sup>$ These measurements were the result of a Vivado timing analysis which was different from the Vivado analysis performed by default for OpenCPI worker builds. For more info see Appendix 1

<sup>&</sup>lt;sup>2</sup>Quartus does not perform timing analysis at the OpenCPI worker build (i.e. synthesis) stage.

## References

- [1] AD9361 Datasheet and Product Info http://www.analog.com/en/products/rf-microwave/integrated-transceivers-transmitters-receivers/wideband-transceivers-ic/ad9361.html
- [2] AD9361 Reference Manual UG-570 AD9361\_Reference\_Manual\_UG-570.pdf
- [3] AD9361 Register Map Reference Manual UG-671 AD9361 Register Map Reference Manual UG-671.pdf
- [4] AD9361 Data Sub Component Data Sheet https://opencpi.github.io/assets/AD9361\_Data\_Sub.pdf
- [5] AD9361 DAC Component Data Sheet https://opencpi.github.io/assets/AD9361\_DAC.pdf
- [6] AD9361 Config Proxy Component Data Sheet https://opencpi.github.io/assets/AD9361\_Config\_Proxy.pdf

### 1 Appendix - Vivado Timing Analysis

The Vivado timing report that OpenCPI runs for HDL worker builds will erroneously report a max delay for a clocking path which should be ignored. Custom Vivado tcl commands have to be run in order to extract pertinent information from Vivado timing analysis. After building the worker, the following commands were run from the assets project directory (after the Vivado settings64.sh was sourced):

```
cd hdl/devices/
vivado -mode tcl
```

Then the following commands were run inside the Vivado tcl terminal:

```
open_project ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv.xpr
synth_design -part xc7z020clg484-1 -top ad9361_dac_sub_rv -mode out_of_context
create_clock -name clk1 -period 0.001 [get_nets wci_Clk]
create_clock -name clk2 -period 0.001 [get_nets dev_data_clk*]
set_clock_groups -asynchronous -group [get_clocks clk1] -group [get_clocks clk2]
report_timing -delay_type min_max -sort_by slack -input_pins -group clk1
close_project
open_project ad9361_dac_sub.hdl/target-1-zyng/ad9361_dac_sub_rv.xpr
synth_design -part xc7z020clg484-1 -top ad9361_dac_sub_rv_c1 -mode out_of_context
create_clock -name clk1 -period 0.001 [get_nets wci_Clk]
create_clock -name clk2 -period 0.001 [get_nets dev_data_clk*]
set_clock_groups -asynchronous -group [get_clocks clk1] -group [get_clocks clk2]
report_timing -delay_type min_max -sort_by slack -input_pins -group clk1
report_timing -delay_type min_max -sort_by slack -input_pins -group clk2
close_project
```

The following commands are run to get the slack for all clocks:

```
report_timing -delay_type min_max -sort_by slack -input_pins -group clk1
```

The Fmax for each clock for this worker is computed as the inverse of [(maximum slack magnitude with the vivado-configured clock rate of 1 ps) plus (2 times the assumed 1 ps control plane clock period)], e.g. 1/[(5.372 ns) + (0.002 ns)] = 186.08 MHz = Fmax.

An example output for is as follows:

```
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ctl_in[Clk]" is not set. In out-of-context mode, this prevents timing estimation for clock \
      delav/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "dev_dac_in[dac_clk]" is not set. In out-of-context mode, this prevents timing estimation for
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min_max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
 Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
             : Wed Oct 3 16:41:06 2018
 Date
             : <removed> running 64-bit CentOS Linux release 7.5.1804 (Core)
             : report_timing -delay_type min_max -sort_by slack -input_pins -group clk1
             : ad9361_dac_rv
 Design
             : 7z020-clg484
 Device
```

```
Speed File : -1 PRODUCTION 1.11 2014-09-11
Timing Report
Slack (VIOLATED) :
                     -5.372ns (required time - arrival time)
 Source:
                     IN_port/fifo/data0_reg_reg[13]/C
                     (rising edge-triggered cell FDRE clocked by clk1 {rise@0.000ns fall@0.001ns period=0.001ns})
 Destination:
                     worker/fifo/fifo/fifoMem_reg/DIADI[9]
                      (rising edge-triggered cell RAMB18E1 clocked by clk1 {rise@0.000ns fall@0.001ns period=0.001ns})
 Path Group:
                     Setup (Max at Slow Process Corner)
 Path Type:
                     0.002ns (clk1 rise@0.002ns - clk1 rise@0.000ns)
 Data Path Delay:
                    4.374ns (logic 1.904ns (43.533%) route 2.470ns (56.467%))
                     5 (CARRY4=3 LUT4=1 LUT5=1)
 Logic Levels:
 Clock Path Skew:
                    -0.049ns (DCD - SCD + CPR)
  Destination Clock Delay (DCD): 0.924ns = (0.926 - 0.002)
  Source Clock Delay (SCD): 0.973ns
  Clock Pessimism Removal (CPR): 0.000ns
 Clock Uncertainty: 0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
  Total System Jitter (TSJ): 0.071ns
  Total Input Jitter (TIJ): 0.000ns
  Discrete Jitter (DJ): 0.000ns
                      (PE): 0.000ns
  Phase Error
  Location
                   Delay type
                                         Incr(ns) Path(ns) Netlist Resource(s)
                    (clock clk1 rise edge) 0.000 0.000 r
                                            0.000 0.000 r ctl_in[Clk] (IN)
                    net (fo=198, unset)
                                            0.973 0.973 IN_port/fifo/ctl_in[Clk]
                    FDRE
                                                          r IN_port/fifo/data0_reg_reg[13]/C
                    FDRE (Prop_fdre_C_Q) 0.518 1.491 r IN_port/fifo/data0_reg_reg[13]/Q
                    net (fo=3, unplaced) 0.759 2.250 IN_port/fifo/IN_data[5]
                                                         r IN_port/fifo/fifoMem_reg_i_36/I1
                    LUT4 (Prop_lut4_I1_0) 0.295 2.545 r IN_port/fifo/fifoMem_reg_i_36/0
                                            0.902 3.447 IN_port/fifo/fifoMem_reg_i_36_n_0
                    net (fo=1, unplaced)
                                                          r IN_port/fifo/fifoMem_reg_i_24/I1
                    LUT5 (Prop_lut5_I1_0) 0.124 3.571 r IN_port/fifo/fifoMem_reg_i_24/0
                    net (fo=1, unplaced)
                                            0.000
                                                    3.571 IN_port/fifo/fifoMem_reg_i_24_n_0
                                                         r IN_port/fifo/fifoMem_reg_i_5/S[0]
                    CARRY4 (Prop_carry4_S[0]_C0[3])
                                            0.513 4.084 r IN_port/fifo/fifoMem_reg_i_5/C0[3]
                                            0.009
                                                    4.093 IN_port/fifo/fifoMem_reg_i_5_n_0
                    net (fo=1, unplaced)
                                                        r IN_port/fifo/fifoMem_reg_i_4/CI
                    CARRY4 (Prop_carry4_CI_CO[3])
                                            0.117 4.210 r IN_port/fifo/fifoMem_reg_i_4/C0[3]
                                            0.000 4.210 IN_port/fifo/fifoMem_reg_i_4_n_0
                    net (fo=1, unplaced)
                                                        r IN_port/fifo/fifoMem_reg_i_3/CI
                    CARRY4 (Prop_carry4_CI_0[1])
                                            0.337 4.547 r IN_port/fifo/fifoMem_reg_i_3/0[1]
                                         0.800 5.347 worker/fifo/fifo/sD_IN[9]
                    net (fo=1, unplaced)
                    RAMB18E1
                                                         r worker/fifo/fifo/fifoMem_reg/DIADI[9]
                    (clock clk1 rise edge)
                                           0.002 0.002 r
                                            0.000 0.002 r ctl_in[Clk] (IN)
```

```
net (fo=198, unset) 0.924 0.926 worker/fifo/fifo/ctl_in[Clk]
                    RAMB18E1
                                                     r worker/fifo/fifo/fifoMem_reg/CLKBWRCLK
                    clock pessimism
                                          0.000 0.926
                    clock uncertainty
                                           -0.035 0.891
                    RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                           -0.916 -0.025 worker/fifo/fifo/fifoMem_reg
                    required time
                                                    -0.025
                    arrival time
                                                    -5.347
                    slack
                                                    -5.372
report_timing: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2095.184 ; gain = 497.547 ; free physical = 7704 ; free virtual = 54670
```

The following command is run to get dev\_dac.dac\_clk timing:

#### report\_timing -delay\_type min\_max -sort\_by slack -input\_pins -group clk2

The expected output of the command is as follows:

```
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min_max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
 Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
          : Thu Oct 4 10:56:37 2018
            : <removed> running 64-bit CentOS Linux release 7.5.1804 (Core)
            : report_timing -delay_type min_max -sort_by slack -input_pins -group clk2
 Design
            : ad9361_dac_rv
            : 7z020-clg484
 Speed File : -1 PRODUCTION 1.11 2014-09-11
Timing Report
Slack (VIOLATED) :
                      -4.306ns (required time - arrival time)
 Source:
                     worker/fifo/fifo/dEnqPtr_reg[0]/C
                      (rising edge-triggered cell FDCE clocked by clk2 {rise@0.000ns fall@0.001ns period=0.001ns})
 Destination:
                      worker/fifo/fifo/fifoMem_reg/ENARDEN
                       (rising edge-triggered cell RAMB18E1 clocked by clk2 {rise@0.000ns fall@0.001ns period=0.001ns})
 Path Group:
                     clk2
 Path Type:
                     Setup (Max at Slow Process Corner)
                     0.002ns (clk2 rise@0.002ns - clk2 rise@0.000ns)
 Data Path Delay:
                     3.781ns (logic 1.061ns (28.063%) route 2.720ns (71.937%))
 Logic Levels:
                   3 (LUT2=1 LUT6=2)
 Clock Path Skew:
                     -0.049ns (DCD - SCD + CPR)
  Destination Clock Delay (DCD): 0.924ns = ( 0.926 - 0.002 )
  Source Clock Delay (SCD): 0.973ns
  Clock Pessimism Removal (CPR): 0.000ns
 Clock Uncertainty: 0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
  Total System Jitter (TSJ): 0.071ns
  Total Input Jitter (TIJ): 0.000ns
  Discrete Jitter (DJ): 0.000ns
```

Error	(PE): 0.000ns			
ation	Delay type	Incr(ns)	Path(ns)	Netlist Resource(s)
	(clock clk2 rise edge)	0.000	0.000 r	
		0.000	0.000 r	dev_dac_in[dac_clk] (IN)
	net (fo=35, unset)	0.973	0.973	worker/fifo/fifo/dev_dac_in[dac_clk]
	FDCE		r	worker/fifo/fifo/dEnqPtr_reg[0]/C
	FDCE (Prop_fdce_C_Q)	0.518	1.491 r	worker/fifo/fifo/dEnqPtr_reg[0]/Q
	net (fo=1, unplaced)	0.965	2.456	worker/fifo/fifo/dEnqPtr[0]
			r	worker/fifo/fifo/dGDeqPtr_rep[0]_i_3/I0
	LUT6 (Prop_lut6_I0_0)	0.295	2.751 r	worker/fifo/fifo/dGDeqPtr_rep[0]_i_3/0
	net (fo=1, unplaced)	0.449	3.200	worker/fifo/fifo/dGDeqPtr_rep[0]_i_3_n_0
			r	worker/fifo/fifo/dGDeqPtr_rep[0]_i_1/I1
	LUT6 (Prop_lut6_I1_0)	0.124	3.324 r	worker/fifo/fifo/dGDeqPtr_rep[0]_i_1/0
	net (fo=18, unplaced)	0.506	3.830	worker/fifo/fifo/dGDeqPtr0
			r	worker/fifo/fifo/fifoMem_reg_i_1/IO
	LUT2 (Prop_lut2_I0_0)	0.124	3.954 r	worker/fifo/fifo/fifoMem_reg_i_1/0
	net (fo=1, unplaced)	0.800	4.754	worker/fifo/fifo/fifoMem_reg_i_1_n_0
	RAMB18E1		r	worker/fifo/fifo/fifoMem_reg/ENARDEN
	, , , , , , , , , , , ,			
	(clock clk2 rise edge)		0.002 r	
	. (5. 05)	0.000		dev_dac_in[dac_clk] (IN)
	net (fo=35, unset) RAMB18E1	0.924		<pre>worker/fifo/fifo/dev_dac_in[dac_clk] worker/fifo/fifo/fifoMem_reg/CLKARDCLK</pre>
	clock pessimism	0.000	0.926	worker/1110/1110/1110/nem_leg/CLMARDCLK
	-		0.926	
	clock uncertainty	-0.035		
	RAMB18E1 (Setup_ramb18			
		-0.443	0.448	worker/fifo/fifo/fifoMem_reg
	required time		0.448	
	arrival time		-4.754	
	slack		-4.306	