


## U1A

SAI1_SDB	U3	PA0/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/TIM15_BKIN/SAI1_SD_B/UART5_TX/ETH1_MII_CRS/ETH2_MII_CRS/ADC1_INP7_INN3/ADC2_INP7_INN3
ETH1_RX_CLK	R4	PA1/TIM2_CH2/TIM5_CH2/LPTIM3_OUT/TIM15_CH1N/DFSDM1_CKIN0/USART2_RTS/USART2_DE/ETH1_MII_RX_CLK/ETH1_RGMII_RX_CLK/ETH1_RMII_REF_CLK/ADC1_ADC2_INP3
ETH1_MDIO	P5	PA2/TIM2_CH3/TIM5_CH3/LPTIM4_OUT/TIM15_CH1/USART2_TX/ETH1_MDIO/ADC1_ADC2_INP1
USART2_RX	N8	PA3/TIM2_CH4/TIM5_CH4/LPTIM5_OUT/TIM15_CH2/SPI1_MOSI/I2S1_SDO/SAI1_FS_B/USART2_RX/ETH1_MII_COL/ETH2_MII_COL/ADC1_INP12_INN11/PVD_IN/WKUP6
SAI1_SCKA	U5	PA4/TIM5_ETR/USART2_CK/SAI1_SCK_B/SPI1_NSS/I2S1_WS/DFSDM1_CKIN1/ETH1_PPS_OUT/ETH2_PPS_OUT/SAI1_SCK_A/ADC1_INP14
SAI1_SDA	U4	PA5/TIM2_CH1/TIM2_ETR/USART2_CK/TIM8_CH1N/SAI1_D1/SPI1_NSS/I2S1_WS/SAI1_SD_A/ETH1_PPS_OUT/ETH2_PPS_OUT/ADC1_INP2
ETH1_NRST	T8	PA6/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/SAI2_CK2/SPI1_MISO/I2S1_SDI/USART1_CK/UART4_RTS/UART4_DE/TIM13_CH1/SAI2_SCK_A/ADC1_INP17_INN16/TAMP_IN2
ETH1_RX_DV	U2	PA7/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/SAI2_D1/SPI1_SCK/I2S1_CK/USART1_CTS/USART1_NSS/TIM14_CH1/ETH1_MII_RX_DV/ETH1_RGMII_RX_CTL/ETH1_RMII_CRS_DV/SAI2_SD_A/ADC1_INP16
ETH2_RXD3	M2	PA8/MCO1/SAI2_MCLK_A/TIM8_BKIN2/I2C4_SDA/SPI5_MISO/SAI2_CK1/USART1_CK/SPI2_MOSI/I2S2_SDO/OTG_HS_SOF/ETH2_MII_RXD3/ETH2_RGMII_RXD3/FMC_A21/LCD_B7
DCMI_D0	A2	PA9/TIM1_CH2/I2C3_SMB/DFSDM1_DATIN0/USART1_TX/UART4_TX/FMC_NWAIT(boot)/DCMI_PP_D0/LCD_R6
OTG_ID	U15	PA10/TIM1_CH3/OTG_HS_ID
ETH2_NRST	T2	PA11/TIM1_CH4/I2C5_SCL/SPI2_NSS/I2S2_WS/USART1_CTS/USART1_NSS/ETH2_MII_RXD1/ETH2_RGMII_RXD1/ETH2_RMII_RXD1/ETH1_CLK/ETH2_CLK
LCD_G6	E3	PA12/TIM1_ETR/SAI2_MCLK_A/USART1_RTS/USART1_DE/ETH2_MII_RX_DV/ETH2_RGMII_RX_CTL/ETH2_RMII_CRS_DV/FMC_A7/DCMI_PP_D1/LCD_G6
ETH2_MDINT	P3	PA13/DBTRGO/DBTRGI/MCO1/UART4_TX/BOOTFAILN
ETH1_MDINT	T12	PA14/DBTRGO/DBTRGI/MCO2/OTG_HS_SOF
LCD_G7	E6	PA15/TRACED5/TIM2_CH1/TIM2_ETR/I2S4_MCK/UART4_RTS/UART4_DE/UART4_RX/LCD_R0/LCD_G7/FMC_A9/DCMI_PP_D14/DCMI_PP_D5/HDP5
ETH1_RXD2	U7	PB0/DBTRGI/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/USART1_RX/I2S1_MCK/SAI2_FS_A/USART1_CK/UART4_CTS/SAI2_D2/ETH1_MII_RXD2/ETH1_RGMII_RXD2/ADC1_INP9_INN5/ADC2_INP9_INN5
ETH1_RXD3	T7	PB1/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/SPI1_SCK/I2S1_CK/DFSDM1_DATIN1/UART4_RX/ETH1_MII_RXD3/ETH1_RGMII_RXD3/ADC1_ADC2_INP5
ETH2_MDIO	H4	PB2/RTC_OUT2/SAI1_D1/I2S_CKIN/SAI1_SD_A/UART4_RX/QUADSPI_BK1_NCS(boot)/ETH2_MDIO/FMC_A6/LCD_B4/TAMP_IN7
SDMMC2_D2	C11	PB3/TRACED2/TIM2_CH2/SAI2_CK1/SPI4_NSS/I2S4_WS/SDMMC1_D123DIR/SDMMC2_D2/LCD_R6/SAI2_MCLK_A/UART7_RX/LCD_B2
SDMMC2_D3	B13	PB4/TRACED4/TIM16_BKIN/TIM3_CH1/SAI2_CK2/SPI4_SCK/I2S4_CK/USART3_CK/SDMMC2_D3/LCD_G1/SAI2_SCK_A/LCD_B6/LCD_R0
FDCAN2_RX	C10	PB5/TRACED4/TIM17_BKIN/TIM3_CH2/SPI2_MISO/I2S2_SDI/I2C4_SMB/SDMMC1_CKIN/FDCAN2_RX/UART5_RX(boot)/LCD_B6/LCD_DE
DCMI_D5	C1	PB6/TRACED6/TIM16_CH1N/TIM4_CH1/TIM8_CH1/USART1_TX/SAI1_CK2/LCD_B6/QUADSPI_BK1_NCS/ETH2_MDIO/FMC_NE3/DCMI_PP_D5/LCD_B7/HDP6
DCMI_PIXCLK	A4	PB7/TIM17_CH1N/TIM4_CH2/I2S4_CK/I2C4_SDA/FMC_NCE2/FMC_NL/DCMI_PP_D13/DCMI_PP_PIXCLK
DCMI_D6	D1	PB8/TIM16_CH1/TIM4_CH3/I2C1_SCL/I2C3_SCL/DFSDM1_DATIN1/UART4_RX/SAI1_D1/FMC_D13(boot)/FMC_AD13/DCMI_PP_D6
SDMMC2_D5	A12	PB9/TRACED3/TIM4_CH4/I2C4_SDA/FDCAN1_TX/SDMMC2_D5/UART5_TX/SDMMC1_CDIR(boot)/LCD_DE/LCD_B1
BT_REG_EN	D10	PB10/TIM2_CH3/LPTIM2_IN1/I2C5_SMB/SAI4_NSS/I2S4_WS/SPI2_SCK/I2S2_CK/USART3_TX(boot)/LCD_R3
ETH1_TX_EN	N5	PB11/TIM2_CH4/LPTIM1_OUT/I2C5_SMB/USART3_RX/ETH1_MII_TX_EN/ETH1_RGMII_TX_CTL/ETH1_RMII_TX_EN
LCD_R3	D9	PB12/TRACED10/I2C2_SMB/DFSDM1_DATIN1/UART7_RTS/UART7_DE/USART3_RX(boot)/UART5_RX/SDMMC1_D5/LCD_R3/LCD_VSYNC
FDCAN2_TX	E10	PB13/TRACECLK/TIM1_CH1N/LPTIM2_OUT/SPI2_NSS/I2S2_WS/I2C4_SCL/SDMMC1_D123DIR/FDCAN2_TX/UART5_TX(boot)/LCD_CLK
SDMMC2_D0	A13	PB14/TRACED0/TIM1_CH2N/TIM12_CH1/TIM8_CH2N/USART1_TX/SDMMC2_D0(boot)/SDMMC1_D4/LCD_R0/LCD_G5
SDMMC2_D1	B12	PB15/RTC_REFIN/TIM1_CH3N/TIM12_CH2/TIM8_CH3N/SAI2_D2/SPI4_MOSI/I2S4_SDO/DFSDM1_CKIN2/UART7_CTS/SDMMC1_CKIN/SDMMC2_D1/SAI2_FS_A/LCD_CLK/LCD_B0
ADC1	T3	PC0/SAI1_SCK_A/SAI1_CK2/I2S1_MCK/SPI1_MOSI/I2S1_SDO/USART1_TX/ADC1_INP0_INN1/ADC2_INP0_INN1/TAMP_IN3
ETH1_GTX_CLK	R47	PC1/DFSDM1_DATIN0/SAI1_D3/ETH1_MII_RX_DV/ETH1_RMII_CRS_DV/ETH1_RGMII_GTX_CLK/ADC2_INP2
ETH1_TXD2	R48	PC2/SPI5_NSS/SPI1_NSS/I2S1_WS/SAI2_MCLK_A/USART1_RTS/USART1_DE/SAI2_CK1/ETH1_MII_TXD2/ETH1_RGMII_TXD2/ADC1_INP15
SAI1_MCLK	T5	PC3/SAI1_CK1/DFSDM1_CKOUT/SPI1_MISO/I2S1_SDI/SPI1_SCK/I2S1_CK/UART5_CTS/SAI1_MCLK_A/ETH1_MII_TX_CLK/ETH2_MII_TX_CLK/ADC1_INP13_INN12/TAMP_IN5
ETH1_RXD0	U6	PC4/TIM3_ETR/DFSDM1_CKIN2/SAI1_D3/I2S1_MCK/UART5_RTS/UART5_DE/SPDIFRX_IN2/ETH1_MII_RXD0/ETH1_RGMII_RXD0/ETH1_RMII_RXD0/SAI2_D3/ADC1_ADC2_INP4
ETH1_RXD1	R7	PC5/DFSDM1_DATIN2/SAI2_D4/I2S_CKIN/SAI1_D4/USART2_CTS/USART2_NSS/SPDIFRX_IN3/ETH1_MII_RXD1/ETH1_RGMII_RXD1/ETH1_RMII_RXD1/ADC1_ADC2_INP10
SDMMC2_D6	B11	PC6/TRACED2/TIM3_CH1/TIM8_CH1/DFSDM1_DATIN0/I2S3_MCK/USART6_TX(boot)/SDMMC1_D6/SDMMC2_D0DIR/SDMMC2_D6/LCD_B1/FMC_A19/LCD_R6/LCD_HSYNC/HDP2
SDMMC2_D7	A11	PC7/TRACED4/TIM3_CH2/TIM8_CH2/I2S2_MCK/USART6_RX(boot)/USART3_CTS/SDMMC2_CDIR/SDMMC2_D7/LCD_R1/SDMMC1_D7/LCD_G6/HDP4
SDMMC1_D0	D14	PC8/TRACED0/TIM3_CH3/TIM8_CH3/SPI3_MISO/I2S3_SDI/USART6_CK/USART3_CTS/SAI2_FS_B/UART5_RTS/UART5_DE/SDMMC1_D0(boot)/LCD_G7
SDMMC1_D1	A16	PC9/TRACED1/TIM3_CH4/TIM8_CH4/USART3_RTS/UART5_CTS/FDCAN1_TX/SDMMC1_D1/LCD_B4
SDMMC1_D2	B14	PC10/TRACED2/I2C1_SCL/SPI3_SCK/I2S3_CK/USART3_TX/SAI2_MCLK_B/SDMMC1_D2
SDMMC1_D3	C14	PC11/TRACED3/I2C1_SDA/SPI3_MOSI/I2S3_SDO/USART3_CK/UART5_RX/SAI2_SCK_B/SDMMC1_D3
SDMMC1_CK	B15	PC12/TRACECLK/UART7_TX/SAI2_SD_B/SDMMC1_CK(boot)/LCD_DE
AUDIO_RST	K4	PC13/RTC_OUT1_TS_LSCO/TAMP_IN1_OUT2/WKUP3
	K1	PC14-OSC32_IN
	K2	PC15-OSC32_OUT



STM32MP135DAE7

Title: STM32MP135\_CPU\_ABC.SchDoc

Project: STM32MP135\_CORE.PrjPcb

Size: A4

Author: ALIENTEK

Date: 2023/3/31

Version: V1.0

Sheet: 2 of 8




1		2		3		4													
A	U1B						A												
	FDCAN1_RX	E4	PD0/SAI1_MCLK_A/SAI1_CK1/FDCAN1_RX/FMC_D2(boot)/FMC_AD2/DCMIPP_D1																
	LCD_B6	D5	PD1/I2C5_SCL/SP14_MOSI/I2S4_SDO/UART4_TX/QUADSP1_BK1_NCS/LCD_B6/FMC_D3(boot)/FMC_AD3/DCMIPP_D13/LCD_G2																
	SDMMC1_CMD	A15	PD2/TRACED4/TIM3_ETR/I2C1_SMBA/SP13_NSS/I2S3_WS/SAI2_D1/USART3_RX/SDMMC1_CMD(boot)																
	I2C1_SDA	B1	PD3/TIM2_CH1/TIM2_ETR/USART2_CTS/USART2_NSS/DFSDM1_CKOUT/I2C1_SDA/SAI1_D3/FMC_CLK/DCMIPP_D5																
	LCD_R1	E7	PD4/USART2_RTS/USART2_DE/SP13_MISO/I2S3_SDI/DFSDM1_CKIN0/QUADSP1_CLK/LCD_R1/FMC_NOE(boot)/LCD_R4/LCD_R6																
	LCD_B0	A6	PD5/QUADSP1_BK1_IO0/FMC_NWE(boot)/LCD_B0/LCD_G4																
	UART4_TX	D2	PD6/TIM16_CH1N/SAI1_D1/SAI1_SD_A/UART4_TX(boot)/DCMIPP_D4/DCMIPP_D0																
	I2C3_SDA	N3	PD7/MCO1/USART2_CK/I2C2_SCL/I2C3_SDA/SPDIFRX_IN0/ETH1_MIL_RX_CLK/ETH1_RGMII_RX_CLK/ETH1_RMII_REF_CLK/QUADSP1_BK1_IO2/FMC_NE1																
	UART4_RX	C5	PD8/USART2_TX/I2S4_WS/USART3_TX/UART4_RX(boot)/DCMIPP_D9/DCMIPP_D3																
	LCD_CLK	E8	PD9/TRACECLK/DFSDM1_DATIN3/SDMMC2_CDIR/LCD_B5/FMC_D14(boot)/FMC_AD14/LCD_CLK/LCD_B0																
	LCD_B2	A3	PD10/RTC_REFIN/I2C5_SMBA/SP14_NSS/I2S4_WS/USART3_CK/LCD_G5/LCD_B7/FMC_D15(boot)/FMC_AD15/DCMIPP_VSYNC/LCD_B2																
	DCMI_D4	E2	PD11/LPTIM1_IN2/I2C4_SMBA/USART3_CTS/USART3_NSS/SPDIFRX_IN0/QUADSP1_BK1_IO2/ETH2_RGMII_CLK125/LCD_R7/FMC_CLE(boot)/FMC_A16/UART7_RX/DCMIPP_D4																
	I2C1_SCL	C6	PD12/LPTIM1_IN1/TIM4_CH1/I2C1_SCL/USART3_RTS/USART3_DE/FMC_ALE(boot)/FMC_A17/DCMIPP_D6																
	LCD_BL	J1	PD13/LPTIM2_ETR/TIM4_CH2/TIM8_CH2/SAI1_CK1/SAI1_MCLK_A/USART1_RX/QUADSP1_BK1_IO3/QUADSP1_BK2_IO2/FMC_A18/LCD_G4																
	LCD_R4	B3	PD14/TIM4_CH3/I2C3_SDA/USART1_RX/UART8_CTS/FMC_D0(boot)/FMC_AD0/DCMIPP_D8/LCD_R4																
	LCD_B5	C7	PD15/USART2_RX/TIM4_CH4/DFSDM1_DATIN2/QUADSP1_BK1_IO3/FMC_D1(boot)/FMC_AD1/LCD_B5																
	DCMI_D1	D6	PE0/DCMIPP_D12/UART8_RX(boot)/FDCAN2_RX/LCD_B1/FMC_A11/DCMIPP_D1/LCD_B5																
	DCMI_D3	B5	PE1/LPTIM1_IN2/UART8_TX(boot)/LCD_HSYNC/LCD_R4/FMC_NBL1/DCMIPP_D3/DCMIPP_D12																
B	ETH2_RXD1	L1	PE2/TRACECLK/TIM2_CH1/TIM2_ETR/I2C4_SCL/SP15_MOSI/SAI1_FS_B/USART6_RTS/USART6_DE/SPDIFRX_IN1/ETH2_MIL_RXD1/ETH2_RGMII_RXD1/ETH2_RMII_RXD1/FMC_A23/LCD_R1				B												
	SDMMC2_CK	D13	PE3/TRACED11/SAI2_D4/TIM15_BKIN/SP14_MISO/I2S4_SDI/USART3_DE/FDCAN1_RX/SDMMC2_CK(boot)/LCD_R4																
	SP15_MISO	H5	PE4/SP15_MISO/SAI1_D2/DFSDM1_DATIN3/TIM15_CH1N/I2S_CKIN/SAI1_FS_A/UART7_RTS/UART7_DE/UART8_TX/QUADSP1_BK2_NCS/FMC_NCE2/FMC_A25/DCMIPP_D3/LCD_G7																
	ETH1_TXD3	22R R49 T9	PE5/SAI2_SCK_B/TIM8_CH3/TIM15_CH1/UART4_RX/ETH1_MIL_TXD3/ETH1_RGMII_TXD3/FMC_NE1																
	ETH2_TXD3	22R R50 N1	PE6/MCO2/TIM1_BKIN2/SAI2_SCK_B/TIM15_CH2/I2C3_SMBA/SAI1_SCK_B/UART4_RTS/UART4_DE/ETH2_MIL_TXD3/ETH2_RGMII_TXD3/FMC_A22/DCMIPP_D7/LCD_G3																
	LCD_R5	A5	PE7/TIM1_ETR/LPTIM2_IN1/UART5_TX/FMC_D4(boot)/FMC_AD4/LCD_B3/LCD_R5																
	UART7_TX	A7	PE8/TIM1_CH1N/DFSDM1_CKIN2/I2C1_SDA/UART7_TX/FMC_D5(boot)/FMC_AD5																
	LCD_R7	B6	PE9/TIM1_CH1/QUADSP1_BK1_IO1/LCD_HSYNC/FMC_D6(boot)/FMC_AD6/DCMIPP_D7/LCD_R7/HDP3																
	UART7_RX	B8	PE10/TIM1_CH2N/UART7_RX/FDCAN1_TX/FMC_D7(boot)/FMC_AD7																
	LCD_R0	D4	PE11/TIM1_CH2/USART2_CTS/USART2_NSS/SAI1_D2/SP14_MOSI/I2S4_SDO/SAI1_FS_A/USART6_CK/LCD_R0/ETH2_MIL_TX_ER/ETH1_MIL_TX_ER/FMC_D8(boot)/FMC_AD8/DCMIPP_D10/LCD_R5																
	LCD_G4	B4	PE12/TIM1_CH3N/SP14_SCK/I2S4_CK/UART8_RTS/UART8_DE/LCD_VSYNC/LCD_G4/FMC_D9(boot)/FMC_AD9/DCMIPP_D11/LCD_G6/HDP4																
	LCD_R6	C4	PE13/TIM1_CH3/I2C5_SDA/SP14_MISO/I2S4_SDI/LCD_B1/FMC_D10(boot)/FMC_AD10/DCMIPP_D4/LCD_R6																
	DCMI_D7	C3	PE14/TIM1_BKIN/SAI1_D4/UART8_RTS/UART8_DE/QUADSP1_BK1_NCS/QUADSP1_BK2_IO2/FMC_D11(boot)/FMC_AD11/DCMIPP_D7/LCD_G0/TAMP_IN6																
	LCD_B7	D8	PE15/TIM2_ETR/TIM1_BKIN/USART2_CTS/USART2_NSS/I2C4_SCL/FMC_D12(boot)/FMC_AD12/DCMIPP_D10/LCD_B7/HDP7																
	SDMMC2_D4	C13	PF0/TRACED13/DFSDM1_CKOUT/USART3_CK/SDMMC2_D4/FMC_A0/LCD_R6/LCD_G0																
	LCD_G1	B9	PF1/TRACED7/I2C2_SDA/SP13_MOSI/I2S3_SDO/FMC_A1/LCD_B7/LCD_G1/HDP7																
	LCD_B3	E9	PF2/TRACED1/I2C2_SCL/DFSDM1_CKIN1/USART6_CK/SDMMC2_D0DIR/SDMMC1_D0DIR/FMC_A2/LCD_G4/LCD_B3																
	LCD_G3	B10	PF3/LPTIM2_IN2/I2C5_SDA/SP14_MISO/I2S4_SDI/SP13_NSS/I2S3_WS/FMC_A3/LCD_G3																
	ETH2_RXD0	L2	PF4/USART2_RX/ETH2_MIL_RXD0/ETH2_RGMII_RXD0/ETH2_RMII_RXD0/FMC_A4/DCMIPP_D4/LCD_B6																
C	LCD_G0	B2	PF5/TRACED12/DFSDM1_CKIN0/I2C1_SMBA/LCD_G0/FMC_A5/DCMIPP_D11/LCD_R5				C												
	ETH2_TX_EN	22R R51 G2	PF6/TIM16_CH1/SP15_NSS/UART7_RX(boot)/QUADSP1_BK1_IO2/ETH2_MIL_TX_EN/ETH2_RGMII_TX_CTL/ETH2_RMII_TX_EN/LCD_R7/LCD_G4																
	ETH2_TXD0	22R R52 M1	PF7/TIM17_CH1/UART7_TX(boot)/UART4_CTS/ETH1_RGMII_CLK125/ETH2_MIL_TXD0/ETH2_RGMII_TXD0/ETH2_RMII_TXD0/FMC_A18/LCD_G2																
	BEEP	G5	PF8/TIM16_CH1N/TIM4_CH3/SAI1_SCK_B/USART6_TX/TIM13_CH1/QUADSP1_BK1_IO0(boot)/DCMIPP_D15/LCD_B3/WKUP1																
	UART7_CTS	G1	PF9/TIM17_CH1N/TIM1_CH1/DFSDM1_CKIN3/SAI1_D4/UART7_CTS/UART8_RX/TIM14_CH1/QUADSP1_BK1_IO1(boot)/QUADSP1_BK2_IO3/FMC_A9/LCD_B6																
	UART7_RTS	G3	PF10/TIM16_BKIN/SAI1_D3/TIM8_BKIN/SP15_NSS/USART6_RTS/USART6_DE/UART7_RTS/UART7_DE/QUADSP1_CLK(boot)/DCMIPP_HSYNC/LCD_B5/TAMP_IN1																
	SAI1_FSA	T6	PF11/USART2_TX/SAI1_D2/DFSDM1_CKIN3/SAI1_FS_A/ETH2_MIL_RX_ER/ADC1_INP8_INN4/ADC2_INP8_INN4																
	ETH1_CLK125	T4	PF12/SP11_NSS/I2S1_WS/SAI1_SD_A/UART4_TX/ETH1_MIL_TX_ER/ETH1_RGMII_CLK125/ADC1_INP6_INN2																
	USART2_TX	N6	PF13/TIM2_CH1/TIM2_ETR/SAI1_MCLK_B/DFSDM1_DATIN3/USART2_TX/UART5_RX/ADC1_INP11_INN10/ADC2_INP11_INN10																
	JTCK	P4	PF14/JTCK/SWCLK																
	JTMS	R10	PF15/JTMS/SWDIO																
			STM32MP135DAE7																
D							D												
<table><tr><td colspan="3">Title: STM32MP135_CPU_DEF.SchDoc</td><td rowspan="4"></td></tr><tr><td colspan="3">Project: STM32MP135_CORE.PrjPcb</td></tr><tr><td>Size: A4</td><td colspan="2">Author: ALIENTEK</td></tr><tr><td>Date: 2023/3/31</td><td>Version: V1.0</td><td>Sheet: 3 of 8</td></tr></table>							Title: STM32MP135_CPU_DEF.SchDoc				Project: STM32MP135_CORE.PrjPcb			Size: A4	Author: ALIENTEK		Date: 2023/3/31	Version: V1.0	Sheet: 3 of 8
Title: STM32MP135_CPU_DEF.SchDoc																			
Project: STM32MP135_CORE.PrjPcb																			
Size: A4	Author: ALIENTEK																		
Date: 2023/3/31	Version: V1.0	Sheet: 3 of 8																	
1		2		3		4													


## U1C

LCD_G5	D7	PG0/FDCAN2_TX/FMC_A10/DCMIPP_PIXCLK/LCD_G5
ETH2_TXD2	R53	PG1/LPTIM1_ETR/TIM4_ETR/SAI2_FS_A/I2C2_SMBA/SPI2_MISO/I2S2_SD/SAI2_D2/FDCAN2_TX/ETH2_MII_TXD2/ETH2_RGMII_TXD2/FMC_NBL0/LCD_G7
ETH1_MDC	R1	PG2/MCO2/TIM8_BKIN/SAI2_MCLK_B/ETH1_MDC/DCMIPP_D1
ETH2 GTX_CLK	R54	PG3/TIM8_BKIN2/I2C2_SDA/SAI2_SD_B/FDCAN2_RX/ETH2_RGMII GTX_CLK/ETH1_MDIO/FMC_A13/DCMIPP_D15/DCMIPP_D12
LCD_VSYNC	A8	PG4/TRACED1/TIM1_BKIN2/DFSDM1_CKIN3/USART3_RX/SDMMC2_D123DIR/LCD_VSYNC/FMC_A14/DCMIPP_D8/DCMIPP_D13/HDP1
ETH2_MDC	F2	PG5/TIM17_CH1/ETH2_MDC/LCD_G4/FMC_A15/DCMIPP_VSYNC/DCMIPP_D3
SDMMC2_CMD	A14	PG6/TRACED3/TIM17_BKIN/TIM5_CH4/SAI2_D1/USART1_RX/SAI2_SD_A/SDMMC2_CMD(boot)/LCD_G0/LCD_DE/LCD_R7/HDP3
LCD_R2	C9	PG7/TRACED8/TIM1_ETR/SPI3_MISO/I2S3_SD/UART7_CTS/SDMMC2_CKIN/LCD_R1/LCD_R5/LCD_R2
LCD_B1	F3	PG8/TIM2_CH1/TIM2_ETR/TIM8_ETR/SPI5_MISO/SAI1_MCLK_B/LCD_B1/USART3_RTS/USART3_DE/SPDIFRX_IN2/QUADSPI_BK2_IO2/QUADSPI_BK1_IO3/FMC_NE2/ETH2_CLK/DCMIPP_D6/TAMP_IN4
DCMI_VSYNC	E1	PG9/DBTRGO/I2C2_SDA/USART6_RX/SPDIFRX_IN3/FDCAN1_RX/FMC_NE2/FMC_NCE(boot)/DCMIPP_VSYNC
FDCAN1_TX	F1	PG10/SPI5_SCK/SAI1_SD_B/UART8_CTS/FDCAN1_TX/QUADSPI_BK2_IO1(boot)/FMC_NE3/DCMIPP_D2
ETH2_TXD1	R55	PG11/SAI2_D3/I2S2_MCK/USART3_TX/UART4_TX/ETH2_MII_TXD1/ETH2_RGMII_TXD1/ETH2_RMII_TXD1/FMC_A24/DCMIPP_D14/LCD_B2
ETH2_RX_DV	T1	PG12/LPTIM1_IN1/SAI2_SCK_A/SAI2_CK2/USART6_RTS/USART6_DE/USART3_CTS/ETH2_PHY_INTN/ETH1_PHY_INTN/ETH2_MII_RX_DV/ETH2_RGMII_RX_CTL/ETH2_RMII_CRS_DV
ETH1_TXD0	R56	PG13/LPTIM1_OUT/USART6_CTS/USART6_NSS/ETH1_MII_TXD0/ETH1_RGMII_TXD0/ETH1_RMII_TXD0/ADC2_INP6_INN2
ETH1_TXD1	R57	PG14/LPTIM1_ETR/SAI2_D1/USART6_TX/SAI2_SD_A/ETH1_MII_TXD1/ETH1_RGMII_TXD1/ETH1_RMII_TXD1
LCD_B4	G4	PG15/USART6_CTS/USART6_NSS/UART7_CTS/QUADSPI_BK1_IO1/ETH2_PHY_INTN/LCD_B4/DCMIPP_D10/LCD_B3
ETH2_CLK125	P1	PH0-OSC_IN
I2C3_SCL	P2	PH1-OSC_OUT
JTDI	F4	PH2/LPTIM1_IN2/DCMIPP_D9/LCD_G1/UART7_TX/QUADSPI_BK2_IO0(boot)/ETH2_MII_CRS/ETH1_MII_CRS/FMC_NE4/ETH2_RGMII_CLK125/LCD_B0
JTDO	R2	PH3/I2C3_SCL/SPI5_MOSI/QUADSPI_BK2_IO1/ETH1_MII_COL/LCD_R5/ETH2_MII_COL/QUADSPI_BK1_IO0/LCD_B4
ETH2_RXD2	T15	PH4/JTDI
SPI5_SCK	R14	PH5/JTDO
DCMI_HSYNC	L3	PH6/TIM12_CH1/USART2_CK/I2C5_SDA/SPI2_SCK/I2S2_CK/QUADSPI_BK1_IO2/ETH1_PHY_INTN/ETH1_MII_RX_ER/ETH2_MII_RXD2/ETH2_RGMII_RXD2/QUADSPI_BK1_NCS
LCD_DE	H3	PH7/SAI2_FS_B/I2C3_SDA/SPI5_SCK/QUADSPI_BK2_IO3/ETH2_MII_TX_CLK/ETH1_MII_TX_CLK/QUADSPI_BK1_IO3/LCD_B2
LCD_HSYNC	F5	PH8/TRACED9/TIM5_ETR/USART2_RX/I2C3_SDA/LCD_R6/FMC_A8/DCMIPP_HSYNC/LCD_R2/HDP2
ETH2_RX_CLK	A9	PH9/TIM1_CH4/TIM12_CH2/SPI4_SCK/I2S4_CK/DCMIPP_D13/LCD_B5/LCD_DE/FMC_A20/DCMIPP_D9/DCMIPP_D8
SPI5_MOSI	E11	PH10/TRACED0/TIM5_CH1/SAI2_D3/DFSDM1_DATIN2/I2S3_MCK/SPI2_MOSI/I2S2_SDO/USART3_CTS/USART3_NSS/SDMMC1_D4/LCD_HSYNC/LCD_R2/HDP0
LCD_G2	H1	PH11/SPI5_NSS/TIM5_CH2/SAI2_SD_A/SPI2_NSS/I2S2_WS/I2C4_SCL/USART6_RX/QUADSPI_BK2_IO0/ETH2_MII_RX_CLK/ETH2_RGMII_RX_CLK/ETH2_RMII_REF_CLK/FMC_A12/LCD_G6
DCMI_D2	C2	PH12/USART2_TX/TIM5_CH3/DFSDM1_CKIN1/I2C3_SCL/SPI5_MOSI/SAI1_SCK_A/QUADSPI_BK2_IO2/SAI1_CK2/ETH1_MII_CRS/FMC_A6/DCMIPP_D3
CT_INT	A10	PH13/TRACED15/USART2_CK/TIM8_CH1N/I2C5_SCL/SPI3_SCK/I2S3_CK/UART4_TX/LCD_G3/LCD_G2
SPI5_NSS	B7	PH14/DFSDM1_DATIN2/I2C3_SDA/DCMIPP_D8/UART4_RX/LCD_B4/DCMIPP_D2/DCMIPP_PIXCLK
CT_RST	L4	PI0/SPDIFRX_IN0/TAMP_IN8_OUT1
LED1	K5	PI1/SPDIFRX_IN1/RTC_OUT2_LSCO/TAMP_IN2_OUT3/WKUP4
BOOT0	J3	PI2/SPDIFRX_IN2/TAMP_IN3_OUT4/WKUP5
BOOT1	H2	PI3/SPDIFRX_IN3/ETH1_MII_RX_ER/TAMP_IN4_OUT5/WKUP2
BOOT2	U14	PI4-BOOT0(BOOT0)
OTG_VBUS	P12	PI5-BOOT1(BOOT1)
	R12	PI6-BOOT2(BOOT2)
	U16	PI7/OTG_HS_VBUS


## STM32MP135DAE7

Title: STM32MP135_CPU_GHL.SchDoc			 <b>正点原子</b>
Project: STM32MP135_CORE.PrjPcb			
Size: A4	Author: ALIENTEK		
Date: 2023/3/31	Version: V1.0	Sheet: 4 of 8	

# EMMC



## USB&PWR\_CONTROL







RESET



## ESD&amp;FKT

ESD	FKT
ESD	FKT
ESD	FKT







# PINOUT

