




3 **Revision History Change Dsecription** By Version **Date** 2023-6-30 1:Initial release version V1.2 zuozhongkai litle:
ATK-CLRK3568B V1.0.PrjPcb
Author:
ALIENTEK
Date:
2024/8/7 Size:
A4
File:
01\_ReviSion History.SchDoc Revision: V1.3 3



























 Rockchip Confidential
 Revision: W1.3
 Wersion: W1.3

 1
 2
 3
 4
 5
 6
 7
 8









## RK3568 P(MIPI CSI RX) MIPI CSI RX 100 Ohm ±10% MIPI CSI RX D0-3 Option1 Sensor1 x4Lane MIPI\_CSI\_RX\_CLK0 MIPI\_CSI\_RX\_DIP MIPI\_CSI\_RX\_DIP AHII MIPI\_CSI\_RX\_DIN MIPI CSI RX D0-1 Sensor1 x2Lane MIPI\_CSI\_RX\_CLK0 Option2 MIPI\_CSI\_RX\_CLK0F MIPI\_CSI\_RX\_CLK0N MIPI\_CSI\_RX\_D2-3 Sensor2 x2Lane MIPI CSI RX CLK1 MIPI\_CSI\_RX\_AVDD\_0V9 VDDA0V9\_IMAGE MIPI\_CSI\_RX\_AVDD\_0V9 MIPI CSI RX AVDD 1V8 VCCAIV8\_IMAGE MIPL CSL RX AVDD 1V8 C148 100nF X5R 10V C0201 C149 100nF X5R 10V C0201 C150 luF X5R 10V C0402 RK3568\_M(VCCIO6 Domain) VCCIO6 Domain Operating Voltage=1.8V/3.3V ACI 1 R88 22R2 5% R0402 GPIO4\_C0 CIF\_CLKOUT / PWM11\_IR\_M1 GP1O4\_C0\_ GPIO4 C1 GMAC1 MCLKINOUT M1 / EBC\_SDCLK / GMAC1\_MCLKINOUT\_M1 / UART1\_CTSn\_M1 / 1282\_SCLK\_RX\_M1 / GPIO4\_C1\_c 16bit 12bit 10bit 8bit Mode CIF\_D0 D0 ----CIF\_D1 D1 CIF\_D2 D2 CIF\_D3 D3 CIF\_D4 D4 D0 D1 CIF D5 D5 CIF\_D6 D2 CIF\_D7 D3 D1 CIF\_D8 D4 D2 DΩ CIF\_D9 D5 D3 D1 CIF\_D10 D10 D6 D4 D2 D7 D3 CIF\_D11 D11 D5 CIF\_D12 D8 D6 D4 D12 D9 D5 CIF\_D13 Note: CIF\_D14 D6 Caps of between dashed green lines and U5 CIF\_D15 D15 D11 D7 D9 should be placed under the U5 package. Support BT601 YCbCr 422 8bit input Support BT656 YCbCr 422 8bit input Support RM 8/10/12bit input Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input Other caps should be placed close to the U5 package Rockchip Confidential

