

Longsys



Con

FORESEE®

LPDDR Datasheet

Confidential

D-00244

FLXC4008G-30 ongsys

Version 1.1

Confidential

Longsys

LONGSYS ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind. All brand names, trademarks and registered trademarks belong to their respective owners.

This document and all information discussed herein remain the sole and exclusive property of Longsys Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or other-wise.

For updates or additional information about Longsys products, contact your nearest Longsys office.

© 2021 Shenzhen Longsys Electronics Co., Ltd. All rights reserved.





Revision History

Rev.	Date	Changes
1.0	2021/03/16	Document Create.
1.1	2021/11/10	Update the format.

Longsy

Confidential

Longsys

Confidential

Longsys

Confidential





CONTENTS

Revisi	on History	2
CONT	ENTS	3
1 K	ey Features	4
2 S	ey Features	5
	unctional Block Diagram	
4 0	rdering Information	7
5 B	all Assignment	8
6 (P	in Description	9
7 P	ackage Information	10
8 Ir	put/Output Capacitance	11
8.1	IDD Specification Parameters and Operating Conditions	11
8.2	Absolute Maximum DC Ratings	14
8.3	Recommended DC Operating Conditions	14
8.4	Initialization Timing Parameters	16
8.5	AC Timing	16
8	.5.1 Clock Timing	16
8	.5.2 Read Output Timing	17
8	.5.3 Write Timing	18







1 Key Features

Features

- Ultra-low-voltage core and I/O power supplies
 - VDD1 = 1.70-1.95V; 1.8V nominal
 - VDD2 = 1.06–1.17V; 1.10V nominal
 - VDDQ = 1.06-1.17V; 1.10V nominal or Low VDDQ = 0.57-0.65V; 0.6V nominal
- Frequency range
 - 2133 10 MHz (data rate range: 4266 20 Mb/s/pin)
- 16n prefetch DDR architecture
- 8 internal banks per channel for concurrent operation
- Single-data-rate CMD/ADR entry
- Bidirectional/differential data strobe per byte lane
- Programmable READ and WRITE latencies (RL/WL)
- Programmable and on-the-fly burst lengths (BL =16,32)
- Directed per-bank refresh for concurrent bank operation and ease of command scheduling

- Up to 17 GB/s per chip (2 channels x 8.5 GB/s)
- On-chip temperature sensor to control self refresh rate
- Partial-array self refresh (PASR)
- Selectable output drive strength (DS)
- Clock-stop capability
- RoHS-compliant, "green" packaging
- Programmable VSSQ (ODT) termination
- Single-ended CK and DQS support

Options

Longsys

- VDD1/VDD2/VDDQ: 1.8V/1.1V/1.1V or 0.6V
- Array configuration
 - 2048Meg x32 (2 channels x16 I/O)
- Device configuration
 - 1024M16 x 4 die in package
- FBGA "green" package
 - 200-ball VFBGA (10mm x 14.5mm x1.04mm max)
- Speed grade, cycle time
 - 468ps @ RL = 36/40
- Operating temperature range -25°C to +85°C

Confidential

Longsys

D-00244



Longsys

2 SDRAM Addressing


	Config	juration	2048Meg x 32 (64Gb/Package)		
		Channel A, Rank 0	x16 mode x 1 die		
Die Configuration	Channel B, Rank 0		x16 mode x 1 die		
Die Configuration		Channel A, Rank 1	x16 mode x 1 die		
1	Channel B, Rank 1		x16 mode x 1 die		
nfidentia)	Device density (per die) Device density (per channel)		16Gb		
			16Gb		
		Configuration(per die)	128Mb × 16 DQ × 8 banks		
	Number of channels (per die) Number of banks (per channel) Array prefetch (bits, per channel) Number of rows (per channel)		1		
. 10			8		
Confide			256		
			131,072		
Die Addressing	Number	of columns (fetch boundaries)	64		
		Page size (bytes)	2048 ⁵ J S		
	Chanr	nel density (bits per channel)	17,179,869,184		
	To	otal density (bits per die)	17,179,869,184		
	£1	Bank address	BA[2:0]		
	Cour	Row address	R[16:0]		
	x16	Column address	C[9:0] LONS53		
	Burst starting address boundary		64-bit		



3 Functional Block Diagram

DRAM Block Diagrams

Quad-Die, Dual-Channel, Package Block Diagram







4 Ordering Information

Part Number	Part Number Package Me Size(mm) Comb		Operation Voltage	Density	Speed	Package
FLXC4008G-30	10*14.5*1.04 (max)	LPDDR4/ LPDDR4X	1 1 8 7 / 1 1 7 / 1 1 7 0 1 1 6 7 1		4266Mbps	200ball FBGA (Lead & Halogen Free)
			Longs),			

<u>F LX C 4 008G - 30</u> Confidential Confidential Reserved **FORESEE** LPDDR4/LPDDR4X Capacity Product Name: LPDDR4X Longsys Package:10x14.5 (mm²),200ball Reserved

Confidential





5 Ball Assignment

200-Ball Dual-Channel Discrete VFBGA

	1	2	3	4	5	6	7	8	9	10	11	12	
А	DNU	DNU	V _{SS}	V _{DD2}	ZQ0			ZQ1	V _{DD2}	V _{SS}	DNU	DNU	70
В	DNU	DQ0_A	V _{DDQ}	DQ7_A	V _{DDQ}		Lor	V _{DDQ}	DQ15_A	V _{DDQ}	DQ8_A	DNU	
С	V _{ss}	DQ1_A	DMI0_A	DQ6_A	V _{SS}			V _{SS}	DQ14_A	DMI1_A	DQ9_A	V _{SS}	
D	V _{DDQ}	V _{SS}	DQS0_t_A	V _{SS}	V _{DDQ}			V _{DDQ}	V _{SS}	DQS1_t_A	V _{SS}	V _{DDQ}	
Ε	V _{SS}	DQ2_A	DQS0_c_A	DQ5_A	V _{SS}			V _{SS}	DQ13_A	DQS1_c_A	DQ10_A	V _{SS}	
C 0 5	V _{DD1}	DQ3_A	V _{DDQ}	DQ4_A	V _{DD2}			V _{DD2}	DQ12_A	V _{DDQ}	DQ11_A	V _{DD1}	
G	V _{SS}	ODT_CA_A	V _{SS}	V _{DD1}	V _{SS}			V _{SS}	V _{DD1}	V _{SS}	NC	V _{SS}	
Н	V _{DD2}	CA0_A	CS1_A	CS0_A	V _{DD2}	-		V _{DD2}	CA2_A	CA3_A	CA4_A	V _{DD2}	
J	V _{SS}	CA1_A	V _{SS}	CKE0_A	CKE1_A			CK_t_A	CK_c_A	V _{SS}	CA5_A	V _{SS}	
К	V _{DD2}	V _{SS}	V _{DD2}	V _{SS}	NC			NC	V _{SS}	V _{DD2}	V _{SS}	V _{DD2}	
L		1	lent ⁱ	al									
М		nfic	Jen				8		v				
Ν	V _{DD2}	V _{SS}	V _{DD2}	V _{SS}	NC			NC	V _{SS}	V _{DD2}	V _{ss}	V _{DD2}	
Р	V _{SS}	CA1_B	V _{SS}	CKE0_B	CKE1_B			CK_t_B	CK_c_B	V _{SS}	CA5_B	V _{SS}	
R	V _{DD2}	CA0_B	CS1_B	CS0_B	V _{DD2}			V _{DD2}	CA2_B	CA3_B	CA4_B	V _{DD2}	
Т	V _{SS}	ODT_CA_B	V _{SS}	V _{DD1}	V _{SS}			V _{SS}	V _{DD1}	V _{SS}	RESET_n	V _{SS}	
U	V _{DD1}	DQ3_B	V _{DDQ}	DQ4_B	V _{DD2}			V _{DD2}	DQ12_B	V _{DDQ}	DQ11_B	V _{DD1}	
٧	V _{SS}	DQ2_B	DQS0_c_B	DQ5_B	V _{SS}			V _{SS}	DQ13_B	DQS1_c_B	DQ10_B	V _{SS}	
W	V _{DDQ}	V _{SS}	DQS0_t_B	V _{SS}	V _{DDQ}	1		V _{DDQ}	V _{SS}	DQS1_t_B	V _{SS}	V _{DDQ}	
Υ	V _{SS}	DQ1_B	DMI0_B	DQ6_B	V _{ss}	Q' T		V _{SS}	DQ14_B	DMI1_B	DQ9_B	V _{SS}	
AA	DNU	DQ0_B	V _{DDQ}	DQ7_B	V _{DDQ}			V _{DDQ}	DQ15_B	V _{DDQ}	DQ8_B	DNU	
AB	DNU	DNU	V _{SS}	V _{DD2}	V _{SS}			V _{ss}	V _{DD2}	V _{ss}	DNU	DNU	ys
	1	2	3	4	5	6	7	8	9	10	11	0118	
						Top View (b	all down)						
		LPDDF	R4_A (Chan	inel A)	LPDDR4	LB (Channe	el B)	ZQ. ODT	CA, RESET	Sup	vlq	Ground	
				00084000000	Ci	dent	1.01				entro e		
				C	onti								
erythii	ything for Memory 8 / 19 Longsys Co												







Symbol CK_t_A, CK_c_A, CK_t_B, CK_c_B CKE0_A, CKE1_A, CKE0_B, CKE1_B CS0_A, CS1_A, CS0_B, CS1_B CA[5:0]_A, CA[5:0]_B ODT_CA_A, ODT_CA_B DQ[15:0]_A, DQ[15:0]_B DQS[1:0]_t_A, DQS[1:0]_c_A, DQS[1:0]_t_B, DQS[1:0]_c_B	Input Input Input Input	Clock: CK_t and CK_c are differential clock inputs. All address, command and control input signals are sampled on positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to clock. Each channel (A, B) has its own clock pair. Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, input buffers and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is sampled at the rising edge of CK. Chip select: Each rank (0,1) in each channel (A, B) has its own CS signals. Command/address inputs: Provide the command and address inputs according to the command truth table. Each channel (A, B) has its own CA signals. CA ODT control: LPDDR4X: The ODT_CA pin is ignored by LPDDR4X devices. CA ODT is fully controlled through MR1 and MR22. The ODT_CA pin shall be connected to a valid logic level. LPDDR4: The ODT_CA pin is used in conjunction with the mode register to turn on/off the on-die termination for CA pins. It is bonded to VDD2 within the package, or at the package ball, for the terminating rank, and the non-terminating ranks are bonded to VSS (or left floating with a weak pull-
CK_t_B, CK_c_B CKE0_A, CKE1_A, CKE0_B, CKE1_B CS0_A, CS1_A, CS0_B, CS1_B CA[5:0]_A, CA[5:0]_B ODT_CA_A, ODT_CA_B DQ[15:0]_A, DQ[15:0]_B	Input Input Input	are sampled on positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to clock. Each channel (A, B) has its own clock pair. Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, input buffers and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is sampled at the rising edge of CK. Chip select: Each rank (0,1) in each channel (A, B) has its own CS signals. Command/address inputs: Provide the command and address inputs according to the command truth table. Each channel (A, B) has its own CA signals. CA ODT control: LPDDR4X: The ODT_CA pin is ignored by LPDDR4X devices. CA ODT is fully controlled through MR1 and MR22. The ODT_CA pin shall be connected to a valid logic level. LPDDR4: The ODT_CA pin is used in conjunction with the mode register to turn on/off the on-die termination for CA pins. It is bonded to VDD2 within the package, or at the package ball, for the
CKE0_B, CKE1_B CS0_A, CS1_A, CS0_B, CS1_B CA[5:0]_A, CA[5:0]_B ODT_CA_A, ODT_CA_B DQ[15:0]_A, DQ[15:0]_B	Input	and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is sampled at the rising edge of CK. Chip select: Each rank (0,1) in each channel (A, B) has its own CS signals. Command/address inputs: Provide the command and address inputs according to the command truth table. Each channel (A, B) has its own CA signals. CA ODT control: LPDDR4X: The ODT_CA pin is ignored by LPDDR4X devices. CA ODT is fully controlled through MR1 and MR22. The ODT_CA pin shall be connected to a valid logic level. LPDDR4: The ODT_CA pin is used in conjunction with the mode register to turn on/off the on-die termination for CA pins. It is bonded to VDD2 within the package, or at the package ball, for the
CA[5:0]_A,	Input	Command/address inputs: Provide the command and address inputs according to the command truth table. Each channel (A, B) has its own CA signals. CA ODT control: LPDDR4X: The ODT_CA pin is ignored by LPDDR4X devices. CA ODT is fully controlled through MR1 and MR22. The ODT_CA pin shall be connected to a valid logic level. LPDDR4: The ODT_CA pin is used in conjunction with the mode register to turn on/off the on-die termination for CA pins. It is bonded to VDD2 within the package, or at the package ball, for the
CA[5:0]_B ODT_CA_A, ODT_CA_B DQ[15:0]_A, DQ[15:0]_B DQS[1:0]_t_A, DQS[1:0]_c_A,		truth table. Each channel (A, B) has its own CA signals. CA ODT control: LPDDR4X: The ODT_CA pin is ignored by LPDDR4X devices. CA ODT is fully controlled through MR and MR22. The ODT_CA pin shall be connected to a valid logic level. LPDDR4: The ODT_CA pin is used in conjunction with the mode register to turn on/off the on-die termination for CA pins. It is bonded to VDD2 within the package, or at the package ball, for the
ODT_CA_A, ODT_CA_B DQ[15:0]_A, DQ[15:0]_B DQS[1:0]_t_A, DQS[1:0]_c_A,	Input	and MR22. The ODT_CA pin shall be connected to a valid logic level. LPDDR4: The ODT_CA pin is used in conjunction with the mode register to turn on/off the on-die termination for CA pins. It is bonded to VDD2 within the package, or at the package ball, for the
DQS[1:0]_t_A, DQS[1:0]_c_A,	: a1	down on the DRAM die). The terminating rank is the DRAM that terminates the CA bus for all die on
DQS[1:0]_t_A, DQS[1:0]_c_A,	1/0	the same channel. Data input/output: Bidirectional data bus.
	1/0	Data strobe: DQS_t and DQS_c are bidirectional differential output clock signals used to strobe data during a READ or WRITE. The data strobe is generated by the DRAM for a READ and is edge-aligned with data. The data strobe is generated by the SoC memory controller for a WRITE and is trained to precede data. Each byte of data has a data strobe signal pair. Each channel (A, B) has its own DQS_and DQS_c strobes.
DMI[1:0]_A, DMI[1:0]_В	1/0	Data Mask/Data Bus Inversion: DMI is a dual use bidirectional signal used to indicate data to be masked, and data which is inverted on the bus. For data bus inversion(DBI),the DMI signal is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. DBI can be disabled via a mode register setting. For data mask, the DMI signal is used in combinati with the data lines to indicate data to be masked in a MASK WRITE command (see the Data Mask (DM) and Data Bus Inversion (DBI) sections for details). The data mask function can be disabled via mode register setting. Each byte of data has a DMI signal. Each channel has its Own DMI signals.
ZQ0, ZQ1 F	Reference	ZQ calibration reference: Used to calibrate the output drive strength and the termination resistance. The ZQ pin shall be connected to VDDQ through a 240 Ω ±1% resistor.
V_{DDQ} , V_{DD1} , V_{DD2}	Supply	Power supplies: Isolated on the die for improved noise immunity.
V _{SS}	Supply	Ground Reference: Power supply ground reference.
RESET_n	Input	RESET: When asserted LOW, the RESET pin resets both channels of the die.
DNU NC	-	Do not use: Must be grounded or left floating. No connect: Not internally connected.






Package Information







CVALDO	DIME	NSION IN	NM I	DIMENSION IN INCH			
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.90	0.97	1.04	0.035	0.038	0.041	
A1	0.16	0.21	0.26	0.006	0.008	0.010	
A2	0.69	0.76	0.83	0.027	0.030	0.033	
b	0.25	0.30	0.35	0.010	0.012	0.014	
D	14.40	14.50	14.60	0.567	0.571	0.575	
E	9.90	10.00	10.10	0.390	0.394	0.398	
е		0.65 BSC. 0.026 BSC S					
e1	0.80 BSC. 0.031 BSC.					SC.	
JEDEC		N	10-311(REF.)/M	М		
aaa			0.	10			
bbb			0.	10			
ddd			0.	09			
eee			0.	15			
fff			0.	08			
N	SE (mi	m) Si	(mm)	E1 (mr	m)	D1 (mm)	
200	1.20 BS	SC. 0.9	75 BSC.	8.80 B	SC. 1	3.65 BSC.	

Longsys

onfidential





Input/Output Capacitance

Part Number	Parameter	Symbol	Min.	Max.	Unit	Notes
	Input capacitance, CK_t and CK_c	Сск	0.5	0.9	pF	
	Input capacitance delta, CK_t and CK_c	CDCK	0	0.09	pF	3
	Input capacitance, all other input-only pins	Cı	0.5	0.9	pF	4
EL VC4000C 20	Input capacitance delta, all other input-only pins	C _{DI}	-0.10	0.10	pF	5
FLXC4008G-30	Input/output capacitance, DQ, DMI, DQS_t, DQS_c	g S _{CIo}	0.7	1.3	pF	6
	Input/output capacitance delta, DQS_t, DQS_c	C _{DDQS}	0	0.1	pF	7
	Input/output capacitance delta, DQ, DMI	C _{DIO}	-0.1	0.1	pF	8
	Input/output capacitance ZQ pin	Czq	0	5.0	pF	

Longsys

Notes:

- This parameter applies to die device only (does not include package capacitance).
- This parameter is not subject to production test. It is verified. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSS, VSS applied and all other pins floating.
- Absolute value of CCK_t CCK_c. 3.
- CI applies to CS, CKE, and CA[5:0].
- CDI = CI $0.5 \times (CCK_t + CCK_c)$; It does not apply to CKE.
- DM loading matches DQ and DQS.
- 7. Absolute value of CDQS_t and CDQS_c.
- $CDIO = CIO Average (CDQn, CDMI, CDQS_t, CDQS_c)$ in byte-lane.

8.1 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Current	Notes
Operating one bank active-precharge current:	IDD01	VDD1	TBD	
tCK=tCK(MIN); tRC=tRC(MIN); CKE is HIGH; CS is LOW between valid commands; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	IDD02	VDD2	TBD	
	IDD0Q	VDDQ	TBD	
Idle power-down standby current: tCK = tCK (MIN); CKE	IDD2P1	VDD1	TBD	rsys
is LOW; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; ODT is	IDD2P2	VDD2	твр	
disabled	IDD2PQ	VDDQ	TBD	
Idle power-down standby current with clock stop: CK_t = LOW, CK_c = HIGH; CKE is LOW; CS is LOW; All banks	IDD2PS1	VDD1	TBD	





1 -nt	Parameter/Condition	Symbol	Power Supply	Current	Notes
dent	are idle; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	IDD2PS2	VDD2	TBD	
		IDD2PSQ	VDDQ	TBD	
	Idle non-power-down standby current: tCK = tCK (MIN);	IDD2N1	VDD1	TBD	
	CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; ODT is	IDD2N2	VDD2	TBD	
	disabled	IDD2NQ	VDDQ	TBD	
	Idle non-power-down standby current with clock	IDD2NS1	VDD1	TBD	
C	stopped: CK_t = LOW; CK_c = HIGH; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	IDD2NS2	VDD2	TBD	
		IDD2NSQ	VDDQ	TBD	
	Active power-down standby current: tCK = tCK (MIN); CKE is LOW; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	IDD3P1	VDD1	TBD	
		IDD3P2	VDD2	TBD	
		IDD3PQ	VDDQ	TBD	
	Active power-down standby current with clock stop: CK_t = LOW, CK_c = HIGH; CKE is LOW; CS is LOW; One bank is active; CA bus inputs are stable; Data bus	IDD3PS1	VDD1	TBD	
		IDD3PS2	VDD2	TBD	
	inputs are stable; ODT is disabled	IDD3PSQ	VDDQ	TBD	
	Active non-power-down standby current: tCK = tCK	IDD3N1	VDD1	TBD	
	(MIN);CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable;	IDD3N2	VDD2	TBD	
	ODT is disabled	IDD3NQ	VDDQ	TBD	SVS
	Active non-power-down standby current with clock	IDD3NS1	VDD1	твр	6
	stopped: CK_t = LOW, CK_c = HIGH; CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are stable;	IDD3NS2	VDD2	TBD	
	ive power-down standby current with clock stop: t = LOW, CK_c = HIGH; CKE is LOW; CS is LOW; One k is active; CA bus inputs are stable; Data bus uts are stable; ODT is disabled ive non-power-down standby current: tCK = tCK N); CKE is HIGH; CS is LOW; One bank is active; CA inputs are switching; Data bus inputs are stable; ive non-power-down standby current with clock pped: CK_t = LOW, CK_c = HIGH; CKE is HIGH; CS is N; One bank is active; CA bus inputs are stable; a bus inputs are stable; ODT is disabled	IDD3NSQ	VDDQ	TBD	





iden ^t	Parameter/Condition	Symbol	Power Supply	Current	Notes
iiden	Operating burst READ current: tCK = tCK (MIN); CS is	IDD4R1	VDD1	TBD	
	LOW between valid commands; One bank is active; BL = 16 or 32; RL = RL(MIN); CA bus inputs are switching;	IDD4R2	VDD2	TBD	
	50% data change each burst transfer;ODT is disabled	IDD4RQ	VDDQ	TBD	
	Operating burst WRITE current: tCK = tCK (MIN); CS is	IDD4W1	VDD1	TBD	
	LOW between valid commands; One bank is active; BL = 16 or 32; WL =WL(MIN); CA bus inputs are switching;	IDD4W2	VDD2	TBD	
	50% data change each burst transfer; ODT is disabled		VDDQ	TBD	
C	All-bank REFRESH burst current: tCK = tCK (MIN); CKE	IDD51	VDD1	TBD	
	is HIGH between valid commands; tRC = tRFCab (MIN); Burst refresh; CA bus inputs are switching; Data bus	IDD52	VDD2	TBD	
	inputs are stable; ODT is disabled	IDD5Q	VDDQ	TBD	
	All-bank REFRESH average current: tCK = tCK (MIN);	IDD5AB1	VDD1	TBD	
	CKE is High between valid commands tRC = tREFI; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	IDD5AB2	VDD2	TBD	
		IDD5ABQ	VDDQ	TBD	
	Per-bank REFRESH average current: tCK = tCK (MIN);	IDD5PB1	VDD1	TBD	
	CKE is High between valid commands tRC = Trefi/8; CA bus inputs are switching; Data bus inputs are	IDD5PB2	VDD2	TBD	
	stable; ODT is disabled	IDD5PBQ	VDDQ	TBD	
	Power-down self refresh current: CK_t = LOW, CK_c =	IDD61	VDD1	TBD	
	HIGH;CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x self refresh rate; ODT is	IDD62	VDD2	TBD	SYS
	disabled(25℃)	IDD6Q	VDDQ	ТВО	

Notes:

- 1. Published IDD values except IDD4RQ are the maximum of the distribution of the arithmeticmean. Refer to the following note for IDD4RQ;.
- 2. IDD4RQ value is reference only. Typical value. DBI disabled, VOH = VDDQ/3, TC = 25°C.
- 3. Measurement conditions of IDD4R and IDD4W values: DBI disabled, BL = 16.



8.2 Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Unit	Notes
VDD1 supply voltage relative to VSS	VDD1	-0.4	2.1	V	1
VDD2 supply voltage relative to VSS	VDD2	-0.4	1.5	V	1
VDDQ supply voltage relative to VSS	VDDQ	-0.4	1.5	V	1
Voltage on any ball relative to VSS	VIN, VOUT	-0.4yS	1.5	V	
Storage temperature	TSTG	-55	125	$^{\circ}$	2

Longsys

Notes:

- For information about relationships between power supplies, see the Voltage Ramp and Device Initialization section.
- Storage temperature is the case surface temperature on the center/top side of the device. For measurement conditions, refer to the JESD51-2 standard.

8.3 Recommended DC Operating Conditions

Recommended DC Operating Conditions									
Symbol	Min	Тур	Max	DRAM	Unit	Notes			
VDD1	1.7	1.8	1.95	Core 1 power	V	1,2			
VDD2	1.06	1.1	137	Core 2 power/Input buffer power	V	1,2,3			
VDDQ	0.57	0.6	0.65	I/O buffer power	V	2,3			
	11-								

Notes:

- VDD1 uses significantly less power than VDD2.
- The voltage range is for DC voltage only. DC voltage is the voltage supplied at the DRAM and is inclusive of all noise up to 20 MHz at the DRAM package ball.
- The voltage noise tolerance from DC to 20 MHz exceeding a peak-to-peak tolerance of 45mV at the DRAM ball is not included in the TdIVW.

Symbol	Parameter	Min	Тур	Max	Unit	Notes
VREF(CA),max_r0	VREF(CA) range-0 MAX operating point	-	-	30%	VDD2	1,11
VREF(CA),min_r0	VREF(CA) range-0 MIN operating point	10%	-	-	VDD2	1,11
VREF(CA),max_r1	VREF(CA) range-1 MAX operating point	-	-	42%	VDD2	S¥,£1
VREF(CA),min_r1	VREF(CA) range-1 MIN operating point	22%	-	-	VDD2	1,11
VREF(CA),step	VREF(CA) step size	0.30%	0.40%	0.50%	VDD2	2
VREF(CA),set_tol	VREF(CA) set tolerance	1.00%	0.00%	1.00%	VDD2	3,4,6
VILLI (OA),3CL_tol	VILLI (57) Set tolerance	-0.10%	0.00%	0.10%	VDD2	3,5,7





	Symbol	Parameter	Min	Тур	Max	Unit	Notes
+	tVREF_TIME-SHORT		-	-	100	ns	8
1	tVREF_TIME-MIDDLE	VREF(CA) step time	-	-	200	ns	12
	tVREF_TIME-LONG	VKEF(GA) Step tillle	-	-	500	ns	9
	tVREF_time_weak		-	-	1	ms	13,14
	VREF(CA)_val_tol	VREF(CA) valid tolerance	-0.10%	0.00%	0.10%	VDD2	10

Notes:

- 1.
- 2.
- $V_{REF(CA)} \ \, \text{step size increment/decrement range.} \ \, V_{REF(CA)} \ \, \text{at DC level.}$ $V_{REF(CA)}, new = V_{REF(CA)}, old + n \times V_{REF(CA)} = 0.00$ $V_{REF(CA)}$, new = $V_{REF(CA)}$, old + n × $V_{REF(CA),step}$; n = number of steps; if increment, use "+"; if decrement, use "-". 3.
- 4. The minimum value of $V_{REF(CA)}$ setting tolerance = $V_{REF(CA),new}$ - 1.0% \times V_{DD2} . The maximum value of $V_{REF(CA)}$ setting tolerance = $V_{REF(CA),new} + 1.0\% \times V_{DD2}$. For n > 4.
- The minimum value of $V_{REF(CA)}$ setting tolerance = $V_{REF(CA),new}$ 0.10% \times V_{DD2} . The maximum value of $V_{REF(CA)}$ setting tolerance = 5. $V_{REF(CA),new} + 0.10\% \times V_{DD2}$. For n < 4.
- Measured by recording the minimum and maximum values of the $V_{\text{REF(CA)}}$ output over the range, drawing a straight line between 6. those points and comparing all other $V_{\text{REF}(CA)}$ output settings to that line.
- Measured by recording the minimum and maximum values of the $V_{REF(CA)}$ output across four consecutive steps (n = 4), drawing a straight line between those points and comparing all other $V_{REF(CA)}$ output settings to that line.
- Time from MRW command to increment or decrement one step size for $V_{REF(CA)}$. 8.
- 9. Time from MRW command to increment or decrement $V_{REF,min}$ to $V_{REF,max}$ or $V_{REF,min}$ to $V_{REF,min}$ change across the $V_{REF(CA)}$ range in V_{REF} voltage.
- 10. Only applicable for DRAM component level test/characterization purposes. Not applicable for normal mode of operation. VREF valid is to qualify the step times which will be characterized at the component level.
- 11. DRAM range-0 or range-1 set by MR12 OP[6].
- 12. Time from MRW command to increment or decrement more than one step size up to a full range of VREF voltage within the same $V_{REF(CA)}$ range.
- 13. Applies when VRCG high current mode is not enabled, specified by MR13 [OP3] = 0b.
- 14. tVREF_time_weak covers all VREF(CA) range and value change conditions are applied to tVREF_TIME-SHORT/MIDDLE/LONG.





8.4 Initialization Timing Parameters

Parameter	Min	Max	Unit	Comment
tINIT0	-	20	ms	Maximum voltage ramp time
tINIT1	200	-	μs	Minimum RESET_n LOW time after completion of voltage ramp
tINIT2	10	-	ns	Minimum CKE LOW time before RESET_n goes HIGH
tINIT3	2	-	ms	Minimum CKE LOW time after RESET_n goes HIGH
tINIT4	5	-	tCK	Minimum stable clock before first CKE HIGH
tINIT5	2	-	μs	Minimum idle time before first MRW/MRR command
tCKb	Note 1, 2	Note 1, 2	ns	Clock cycle time during boot

Longsys

Notes:

- 1. Minimum tCKb guaranteed by DRAM test is 18ns.
- 2. The system may boot at a higher frequency than dictated by minimum tCKb. The higher boot frequency is system dependent.

8.5AC Timing

8.5.1 Clock Timing

D	entiar	Min/	Data Rate						
Parameter	Symbol	Max	1600Mbps	3200Mbps	3733Mbps	4267Mbps	Unit		
Average electropied	+CV(ava)	Min	1250	625	535	468	ps		
Average clock period	tCK(avg)	Max	100	100	100	100	ns		
Average HIGH pulse	+011(0)(0)	Min		0.46					
width	tCH(avg)	Max		0.54					
Average LOW pulse	tOl (ava)	Min		0.	46	NS	tCK(av		
width	tCL(avg)	Max		g)					
Absolute clock period	tCK(abs)	Min		tCK(avg)min -	+ tJIT(per)min		ps		
Absolute clock HIGH	+CU(aba)	Min		0.43					
pulse width	tCH(abs)	Max		g)					
Absolute clock LOW	tOl (aba)1 - 10	≺ Min 1		tCK(av					
pulse width	tCL(abs)	Max		g)					
Clask pariod litter	+ III (per) allowed	Min	-70	-40	-34	-30	ne		
Clock period jitter	tJIT(per)allowed	Max	70	40	34	30.57	ps		
Maximum clock jitter						Polls.			
between two									
consecutive clock	tJIT(cc)allowed	Max	140	80	68	60	ps		
cycles (includes clock			1						
period jitter)		4 1	atial						



8.5.2 **Read Output Timing**

ential		Min/	Data Rate				
Parameter	Symbol	Max	1600Mbps	3200Mbps	3733Mbps	4267Mbps	Unit
DQS output access time from	.0.001/	Min		150	00		
CK_t/CK_c	tDQSCK	Max		350	00		ps
DQS output access time from	tDQSCK_	Max		7			ps/m
CK_t/CK_c - voltage variation	VOLT						V
DQS output access time from CK_t/CK_c-temperature variation	tDQSCK_ TEMP	Max	Long	4			ps°/ C
CK to DQS rank to rank variation	tDQSCK_r ank2rank	Max		1.0			ns
DQS_t, DQS_c to DQ skew total, per group, per access (DBI Disabled)	tDQSQ	Max	0.18			UI	
DQ output hold time total from DQS_t, DQS_c (DBI Disabled)	tQH	Min	MIN(tQSH, tQSL)			ps	
Data output valid window time total, per pin (DBI-Disabled)	tQW_total	Min	0.75 0.70			UI	
DQS_t, DQS_c to DQ skew total, per group, per access (DBI-Enabled)	tDQSQ_D BI	Max	0.18			UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Enabled)	tQH_DBI	Min		MIN(tQSH_DE	BI, tQSL_DBI)	ys	ps
Data output valid window time total, per pin (DBI-Enabled)	tQW_total _DBI	Min	0.75		0.70		UI
DQS_t, DQS_c differential output LOW time (DBI-Disabled)	f tosent	Min		tCL(abs)			tCK(avg)
DQS_t, DQS_c differential output HIGH time (DBI-Disabled)	tQSH	Min		tCH(abs)) - 0.05	Longsys	tCK(avg)
DQS_t, DQS_c differential output LOW time (DBI- Enabled)	tQSL-DBI	Min	tial	tCL(abs)	- 0.045		tCK(avg)



Longsy	5

1 Davamatas	Current el	Min/		Data	Rate		l lmit
Parameter	Symbol	Max	1600Mbps	3200Mbps	3733Mbps	4267Mbps	Unit
DQS_t, DQS_c differential output HIGH time (DBI- Enabled)	tQSH-DBI	Min	tCH(abs) - 0.045				
Read preamble	tRPRE	Min	1.8				
Read postamble	tRPST	Min	0.4 (or 1.4 if extra postamble is programmed in MR)				tCK(avg)
DQS Low-Z from clock	tLZ(DQS)	Min	(RL x tCK)+ tDQSCK(Min) - (tRPRE(Max) x tCK) - 200ps				ps
DQ Low-Z from clock	tLZ(DQ)	Min	(RL x tCK) + tDQSCK(Min) - 200ps			os	ps
DQS High-Z from clock	tHZ(DQS)	Min	(RL x tCK) + tDQSCK(Max)+(BL/2 x tCK) + (tRPST(Max) xtCK) - 100ps			(tRPST(Max)	ps
DQ High-Z from clock	tHZ(DQ)	Min	(RL x tCK) + tE	OQSCK(Max) + -100	, ,	(BL/2 x tCK)	ps

8.5.3

3.5.3 Write Timing		Min/		Data R	ate		l lucit
Parameter	Symbol	Max	1600Mbps	3200Mbps	3733Mbps	4267Mbps	Unit
Rx timing window total at VdIVW voltage levels	TdIVW_t otal	Max	0.22		0.25		UI
Rx timing window 1-bit toggle (at VdIVW voltage levels)	TdIVW_1-	Max		TBD	Loug	55)5	UI
DQ and DMI input pulse width (at VCENT_DQ)	TdIPW	Min	_1	0.45	5		UI
DQ-to-DQS offset	*D082D0	e Min	0.1	200			no
วน-เง-มนูร onset	tDQS2DQ	Max			ps aS		
DQ-to-DQ offset	tDQDQ	Max		30		Longs	ps
DQ-to-DQS offset temperature variation	tDQS2DQ _temp	Max	dential	0.6			ps/°C





Danamatan	Symbol Min/			Data Rate			Data Rate				
Parameter	Symbol	Max	1600Mbps	3200Mbps	3733Mbps	4267Mbps	Unit				
DQ-to-DQS offset voltage variation	tDQS2DQ _volt	Max		ps/50mV							
DQ-to-DQS offset rank to rank variation	t DQS2DQ _rank2ran k	Max	200				ps				
WRITE command to first		Min	LC	Longsy 5 0.75							
DQS transition	tDQSS	Max		1.25	5	tCK(avg)					
DQS input HIGH-level width	tDQSH	Min	0.4				tCK(avg)				
DQS input LOW-level width	tDQSL	Min	0.4				tCK(avg)				
DQS falling edge to CK setup time	tDSS	Min	0.25 J S			tCK(avg)					
DQS falling edge from CK hold time	tDSH	Min	0.2			tCK(avg)					
Write postamble	tWPST	Min	0.4 (or 1.4 if extra postamble is programmed in MR)			tCK(avg)					
Write preamble	tWPRE	Min		1.8			tCK(avg)				

Longsys

Confidential