在RISC-V国际基金会和RISE基金会的工作日常

吴伟
openEuler ROS & RISC-V Maintainer
2024-4-27

报告人介绍

- 吴伟(Dropout, not Ph.D.)
 - PLCT Lab 创始人及项目总监(2019-): 聚焦 编译器、虚拟机、模拟器 等基础软件
 - TARSIER 团队创始人(2021-2023): 推动所有开源软件将 RISC-V 接纳为 Tier-1 支持
 - 甲辰计划主理人(2024-): 用一纪的时间,在所有基础关键领域完成面向RISC-V的适配与优化
 - 隶属于中国科学院软件研究所智能软件研究中心

跟RISC-V和开源社区有关的经历和角色

- · RISC-V 国际基金会(RVI)技术委员会(TSC)委员、ISA基础架构委员会主席等
- RVI 中国区联络人、RISC-V大使、RISC-V中国峰会 核心组织者
- RISE基金会TSC成员、CHIPS Alliance 基金会董事
- RISC-V中国社区(CNRV) 核心组织者
- LLVM基金会理事(2022-)
- HelloGCC社区负责人、HelloLLVM社区创始人

本报告内容不代表 ISCAS、LLVM 基金会或 RISC-V 国际基金会观点

PLCT实验室(隶属于中国科学院软件研究所智能软件研究中心) 基础软件领域的国家队,为国内企业提供「开源软件公共品」



• 致力编译工具链、模拟器等开源基础软件开发,在上游社区做贡献









3SpiderMonkey














• 积极开展国际开源社区/组织合作,共同筑建RISC-V开放生态













Join RISC-V International



About RISC-V ∨

Membership V

RISC-V Exchange

Technical >

Community & Learning >

Markets ~

RISC-V Board of Directors: Officers



Lu Dai Board Chair, Premier

Senior Director of Technical Standards, Qualcomm

in



David Patterson Vice Chair, Premier

Distinguished Engineer, RIOS Laboratory

Read More





Ted Speers Secretary, Strategic Representative

Technical Fellow, Microchip

Read More





Xiaoning Qi Treasurer, Premier

Vice President, Alibaba Group

Read More





About RISC-V ∨

Membership ~

RISC-V Exchange

Technical ∨

Community & Learning >

Markets V

2

RISC-V Technical Steering Committee: Officers



Greg FavorTSC Chair

Co-Founder and CTO, Ventana Micro Systems

Dond Mare

in



Philipp TomsichTSC Vice-Chair

Chief Technologist & Founder, VRULL GmbH

Read More





About RISC-V ∨

Membership ~


RISC-V Exchange

Technical V

Community & Learning >

Markets ~





Welcome to the Open Era of Computing!

RISC-V International is a non-profit organization supporting the open RISC instruction set architecture and extensions. We enable open community collaboration, technology advancements in the RISC-V ecosystem, and visibility of RISC-V successes.

Join us and see how open technical collaboration along with the support of many RISC-V programs can accelerate your business.

What Membership level is right for me?


Organization: Premier members have a seat on the Board of Directors, the Technical Steering Committee, and enhanced communications coverage via RISC-V content and social.



苦芽科技正式加入 RISC-V 国际基金会, 共筑开放芯片生态

苦芽 苦芽科技 2024-04-25 12:44 浙江

苦芽科技正式加入 RISC-V International,成为 Strategic Membership。这一举动标志 着苦芽科技在开放芯片生态领域迈出了重要的一步。



RISC-V International(RISC-V 国际基金会)是一个致力于推动 RISC-V 指令集架构发 展的全球性非营利组织。通过开放式协作的方式,聚集不同公司、行业和地域的参与者,共同推动 RISC-V 生态系统的繁荣发展。加入 RISC-V 国际基金会,意味着苦芽科 技将更深入地参与到 RISC-V 技术的研发、推广和应用中,与全球同行共同推动 RISC-V 技术的创新和发展。

Membership ~ RISC-V Exchange About RISC-V ∨ Technical > **News & Events** RISC-V About RISC-V In The News Board of Directors Blog **Technical Steering Committee** Announcements RISC-V Staff **Upcoming Events** On-Demand Presentations & Guidelines Webinars Antitrust Policy **Branding Guidelines** Code of Conduct FAQ Contact Us Gear

Stay Learn Engage RISC-V Development Committees and Technical Home **Working Groups** Partner **Getting Started** Technical Newsletter RISC-V Labs Lifecycle Guide Software Ecosystem Dashboard Technical Organization Chart Policies **Extensions Under** Landscape Technical Forums Development Specifications Active Groups RISC-V Developer Boards

Q

Markets ~

Community & Learning >

Technical ~

Community & Learning >

Markets ∨

Community

Advocates

Alliances

Ambassadors

Recognition

Careers & Learning

Career Fairs

Certifications and

Courses

Educational Resources

Job Board

Mentorship Program

Teach a Course

Training Partners

RISC-V Advocate: 年轻人的第一个国际身份

喜讯丨祝贺陈逸轩完成RISC-V国际基金会 RISC-V Advocate 首批认证:全球共4位、唯一女性代表、唯一东亚代表

Original YXChen的后援团 RUYISDK 2024-03-17 18:14 北京

围观地址: https://riscv.org/risc-v-advocates/







Yixuan Chen

Expertise: linux, compiler and open-source enthusiast,

Read More



围观地址: <u>https://riscv.org/risc-v-advocates/</u>



99 Blog

RISC-V International

PAGE TREE

Extension Naming Convention



Certification Steering Committee

Created by Rafael Sene, last modified by James Ball on Apr 25, 2024

Welcome to the RISC-V CSC Wiki Home Page!

Use this page to find the most recent links to CSC content.

Bookmark this Wiki page. Do not bookmark the links below since they are subject to change without notice.

CSC Links:

CSC Charter

- Find this under Administrative folder under CSC files link above
- v0.4 approved by BoD in their March 28, 2024 meeting

CSC Operating Guidelines (Draft)

Find this under Administrative folder under CSC files link above

CSC Email List

Uses RVI groups.io facility

CSC Document Repository

- · Presentations, minutes, administrative, etc.
- Currently using Google Drive

CSC Meeting Recordings

Contains links to Zoom recordings

CSC Work Groups:

- Industry Survey documents
- ACT Assessment documents
- Sail Assessment documents

CSC GitHub

- CSC has its own GitHub "organization" with one or more "repositories"
- · Other RVI GitHub "organizations"
- Add people for GitHub access Need permissions or you'll get a 404 error.

CSC Voting Rights

CSC-related Links:

ACT (Architectural Compliance Tests)

- ACT SIG Oversees development of ACT
- ACT GitHub
- Test format specification
- ACT Tutorial (YouTube), Neel Gala & Pawan Kumar, NA Summit 2022

Sail

- Sail Language Documentation
- Formal ISA Language Selection Committee (2019)
- RVI Sail Survey Results (Jan 2024)
- Sail Tutorial by Bill McSpadden (NA Summit 2022, YouTube, 1hr)
- · RISC-V Sail GitHub

Development Partners

- · Volunteers from companies, universities, and research organizations reducing RISC-V's backlog of tests and test infrastructure.
- Tracked in GitHub (All activity, Activity by state)

Compatibility Test Framework

- · Compares signature between two models and selects tests according to the model configuration
 - RISCOF (RISC-V Architectural Compatibility Test Framework) GitHub, Documentation
- Uses the RISCV-CONFIG tool to select and configure tests to match implementation choices
 - Test Framework Configuration Tool (RISCV-CONFIG) GitHub, Documentation

RISC-V Technical Meetings

Sun		Mon	Tue	Wed	Thu	Fri	Sat	
	31	Apr 1	2	3	4	5		
	1	Opm sig-datacenter@lists.risc	12am RISC-V Performance Moc	12am [RISC-V] [sig-safety] Full	8pm RISC-V Dev Boards Meeti	1am RISC-V Cryptographic Ext		
	1	10pm tech-golden-model meet	10pm RISC-V Development Par	1am DTPM SIG/E-Trace Encap	10pm RISC-V RPMI TG Meeting			
	1	11pm RISC-V Fast Interrupt TG	10pm RISC-V TC SIG (even WV	1:30am SoC Infra. HC monthly	11pm RISC-V Perf Analysis SIG			
	1	11pm RV Vector SIG	10:30pm RISC-V CHERI SIG and	6pm RISC-V AI/ML SIG	11pm RISC-V Scalar Efficiency			
	1	11pm RISC-V Performance Moc	+3 more	10pm Hold: RISC-V CCM	11pm RISC_V - AI/ML Applicat			
	7	8	9	10	11	12		
	2	2pm Unified Discovery Biweekl	12am RISC-V Performance Mod	12am Server SoC. TG	4pm IOPMP biweekly	12am Android SIG Meeting		
	1	10pm tech-golden-model meet	11pm RISC-V external debug s	12:30am Runtime Integrity SIG	10pm RISC-V PRS TG bi weekly	12am J Extension Meeting		
	1	Opm Attached Matrix TG		1am RISC-V TC SIG (odd WW)	10pm RISC-V: Graphics SIG	1am RISC-V Cryptographic Ext		
	1	11pm RISC-V IME TG		1:30am RISC-V Security HC (od	10pm Toolchains SIG Bi-Weekly	10:30pm SIG SoftCPU Bi-Weekl		
		+2 more		10pm RISC-V Tech Chairs - Hol				
	14	15	16	17				
		A STATE OF THE PARTY OF THE PAR	12am RISC-V Performance Moc		The state of the s			
			10pm RISC-V Development Par			1am RISC-V Cryptographic Ext		
			10:30pm RISC-V CHERI SIG and	1 T				
			11pm RISC-V Certification Stee		11pm RISC-V Scalar Efficiency			
	1	11pm RV Vector SIG	11pm RISC-V Town Hall - Comr					
	21	22	23	24	25	26		
	2	pm Unified Discovery Biweekl	12am RISC-V Performance Moc	12am Documentation SIG (Ten	4pm IOPMP biweekly	12am J Extension Meeting		
	1	10pm tech-golden-model meet		The state of the s	The state of the s	1am RISC-V Cryptographic Ext		
			11:30pm RV SoC Infra. HC	11pm RISC-V Performance Mod	10pm RV Graphics SIG (biweek	9am RISC-V CSC Task Force Me		
	1	11pm RISC-V IME TG			10pm RV psABI TG	10:30pm RV SoftCPU SIG (bi-w		
		+2 more			11pm RISC-V Performance Eve			
	28	29	30	May 1	2	3		
	1	Opm sig-datacenter@lists.risc	12am Hypervisors SIG Monthly	12am Functional Safety SIG bi-	8pm RISC-V Dev Boards Meeti	12am RV Profiles SIG		
	1	10pm tech-golden-model meet	12am RISC-V Performance Moc	1am DTPM SIG/E-Trace Encap	10pm RISC-V RPMI TG Meeting	1am RISC-V Cryptographic Ext		
	1	1pm RISC-V Fast Interrupt TG	10pm RISC-V Development Par	6pm RISC-V AI/ML SIG	11pm RISC-V Perf Analysis SIG	9am RISC-V CSC Task Force Me		
	1	11pm RV Vector SIG	10pm RISC-V TC SIG (even WV	10pm Hold: RISC-V CCM	11pm RISC-V Scalar Efficiency			
			+4 more	11pm RISC-V Performance Mod	11pm RISC_V - AI/ML Applicat			



Subgroups

ctrl + shift +? for shortcuts

About Features Pricing Updates · Terms · Help © 2024 Groups.io

We are pleased to announce several enhancements to the Groups.io web and app experience. Click here for more information.



RISC-V main group main@lists.riscv.org

RISC-V Working Groups Portal

Welcome to the RISC-V Working Groups mailing list portal. RISC-V International is an open standard non-profit organization managing the IP and development activities for the RISC-V Instruction Set Architecture (ISA), an open standard hardware initiative that is rapidly transforming the way microprocessors are made. The primary website for the RISC-V architecture is at https://riscv.org.

The mailing lists on this portal are moderated, members-only discussions related to the development of the RISC-V ISA. Technical discussion groups are visible in read-only form to everyone, while marketing and administrative groups are restricted to members only.

If you are not a member, you can view the archives using these steps:


- 1. Click Subgroups to the left
- 2. Choose a technical group to view
- 3. Click Messages to view the messages in that group

Posting to a mailing list requires membership in RISC-V. To learn more or to become a member of the RISC-V International community, please see https://riscv.org/membership-application.


Details on using this portal are at https://riscv.org/community/working-with-the-member-portal/

RISE基金会的诞生: RISC-V 全球社区的最新投入









Coordination and collaboration among the RISE members is across an array of software areas to deliver high quality and high performance implementations for RISC-V.

Compilers & Toolchains	LLVM, GCC		
System Libraries	Glibc, OpenSSL, OpenBLAS, LAPACK, OneDAL, Jemalloc		
Kernel & Virtualization	Linux, Android		
Language Runtimes	Python, OpenJDK/Java, V8		
Linux Distro Integration	Ubuntu, Debian, RHEL, Fedora, Alpine		
Debug & Profiling Tools	Performance profiles, DynamoRIO, Valgrind		
Simulator/Emulators	QEMU, SPIKE		
System Software	UEFI, ACPI		

A RISE

https://riseproject.dev/wp-content/uploads/sites/25/2023/05/RISE-Overview-1.pdf





Log in

▲ RISE Home

Pages

PAGE TREE

- > About RISE
- RISE Governing Board
- > RISE Technical Steering Committee
- > RISE Work Groups
- Troubleshooting articles
- > Wiki

Pages @

RISE Project

Created by Anonymous, last modified by Michelle Martineau on Jun 29, 2023

Welcome to the RISE Project Confluence!



News

• 5/31/2023: RISE is officially launched

Resources

4 people like this

RISE Web Site

Quick navigation

- About RISE
- RISE Governing Board
- RISE Technical Steering Committee
- RISE Work Groups
- Troubleshooting articles
- Wiki

No labels

Powered by a free Atlassian Confluence Open Source Project License granted to The Linux Foundation. Evaluate Confluence today.



Se

?

Log in

A RISE Home

Pages

PAGE TREE

- > About RISE
- RISE Governing Board
- RISE Technical Steering Committee
 - 1H24 Priorities Update (08/23/2
 - 2H23 Priorities Update (06/29/2
 - 2H23 Priorities Update (08/23/2
 - Quick Wins
 - > RISE RFP Process
 - TSC Decisions
 - TSC Meeting Notes
 - TSC Meetings
- > RISE Work Groups
- · Troubleshooting articles
- > Wiki

Space tools



Pages / RISE Project / RISE Technical Steering Committee @

TSC Meetings

Created by Andrei Warkentin, last modified on Jun 01, 2023

Weekly Meetings

See TSC Weekly Meeting Slides folder and meeting notes.

Every meeting gets its own slide deck (e.g. [RISE] TSC Meeting Agenda 06/01/2023). The slide deck for each meeting is created a week before the call (in fact, shortly after the previous call!). Anyone can thus update the slide deck throughout the week.

Every TSC meeting is recorded and we follow LF code of conduct and antitrust policies.

Usually the slides include a weekly RISE Work Groups update. Here are some helpful hints when adding slides:

- Highlight the aspects you'd like others to take note consider folks looking at the deck in a week or so, what would you want them to remember?
- Don't go into excruciating detail if you're there in the call. If you are making an update for a meeting you aren't attending, do add all the details you would have liked to share in person (even if it means adding more slides).

Board Updates

See TSC Org Update Slides (to the Board).

Missing Invites

Login to https://openprofile.dev/my-calendar.

If you have been added to a meeting, you should see this listed. If this is a non-recurring meeting, you'll have to click on Non-Recurring Meetings. E.g.:



2022, 更"大"的期待: 世界超算**500**强

"我们预测到2025年底的时候,世界超算500强 (HPC500) 将会出现RISC-V架构的超级计算机, 并且不止一台。"

—— 吴伟, PLCT实验室项目总监

谢纳各位

RISC-V是一个遍地机会的新世界,欢迎加入 ②

本PPT可以通过主办方或 <u>https://github.com/lazyparser/talks</u> 直接下载到 也可以通过 <u>wuwei2016@iscas.ac.cn</u> 找到我