Working with Zephyr community.

A timeline for adding support for a new board

Daniel Baluta

April 2024

Content

Goals of the presentation

Zephyr release cycle

Toolchain support

Board support

Working with the community

Timeline for contributing upstream

Goals of the presentation

- Newcomer guidance
  - Offer guidance on the initial steps for newcomers to begin with Zephyr development
- Board integration
  - Provide insight into the process of adding a new board in Zephyr
  - Use the "Hello World" sample to demonstrate functionality
- Community collaboration
  - Illustratre how Zephyr community works looking at the timeline for a change to get accepted
- Code acceptance
  - Show the best practices to speed up the process of getting your code accepted

Notes and sources section

Zephyr release cycle

Zephyr Release Cycle (1)

- Development happens on Github
- Release phases
  - *Development* phase, takes 3 months
  - *Stabilization* phase, takes 1 month (RC1, RC2, RC3)
  - At the end, stable release is out
- Maintenance
  - Periodic releases get updates, bugfixes and security fixes at least 2 cycles
- Long term support
  - Release created every 2 years
  - Is maintained at least 2.5 years after release

Notes and sources section

Zephyr Release Cycle (2)

- Periodic releases every 4 months
- LTS releases every 2 years



Notes and sources section

Toolchain support

Toolchain support（1）

- https://github.com/zephyrproject-rtos/sdk-ng/releases

OS	Minimal[1]	Full
Linux	AArch64 / x86-64	AArch64 / x86-64
macOS	AArch64 / x86-64	AArch64 / x86-64
Windows	x86-64	x86-64

Target	Linux	macOS	Windows
aarch64-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
arc-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
arc64-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
arm-zephyr-eabi	AArch64 / x86-64	AArch64 / x86-64	x86-64
microblazeel-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
mips-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
nios2-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
riscv64-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
sparc-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
x86_64-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64

Notes and sources section

Toolchain support (2)

Target	Linux	macOS	Windows
xtensa-espressif_esp32_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-espressif_esp32s2_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-espressif_esp32s3_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-intel_ace15_mtpm_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-intel_tgl_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-mtk_mt8195_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-nxp_imx_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-nxp_imx8m_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-nxp_imx8ulp_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-nxp_rt500_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-nxp_rt600_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-sample_controller_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64

Notes and sources section

Add support for a new toolchain (1)

- Pull Request on https://github.com/zephyrproject-rtos/sdk-ng



Notes and sources section

Add support for a new toolchain (2)



9 ■■■■■ configs/xtensa-nxp_rt500_adsp_zephyr-elf.config

```
...  ...   @@ -0,0 +1,9 @@
     1   + CT_CONFIG_VERSION="3"
     2   + CT_EXPERIMENTAL=y
     3   + CT_OVERLAY_LOCATION="overlays"
     4   + CT_OVERLAY_NAME="nxp_rt500_adsp"
     5   + CT_ARCH_XTENSA=y
     6   + CT_XTENSA_CUSTOM=y
     7   + CT_TARGET_VENDOR="nxp_rt500_adsp_zephyr"
     8   + CT_TARGET_CFLAGS="-ftls-model=local-exec"
     9   + CT_CC_GCC_CONFIG_TLS=n
```

■■■ .github/workflows/ci.yml

```
@@ -37,26 +37,27 @@
        target:
          description: 'Target'
          type: choice
          required: true
          options:
          - all
          - aarch64-zephyr-elf
          - arc64-zephyr-elf
          - arc-zephyr-elf
          - arm-zephyr-eabi
          - microblazeel-zephyr-elf
          - mips-zephyr-elf
          - nios2-zephyr-elf
          - riscv64-zephyr-elf
+         - xtensa-nxp_rt500_adsp_zephyr-elf
```

Add support for a new toolchain (3)

- At least 2 weeks to get your changed merged
- At least 1 Release Candidate
- Typically allocate 1 month

Notes and sources section

Board support

Get to know your hardware: NXP i.MX8M Plus EVK

- NXP i.MX8M Plus EVK
  - 4 x Arm Cortex A53
  - Arm Cortex-M7
  - Tensilica HIFI4 Audio DSP
- Existing Zephyr support
  - Architecture (arm64, arm, xtensa)
  - CPU (Cortex-A53, Cortex-M7, HIFI4 DSP)
  - SoC
  - Board



I.MX8M Plus – building blocks



i.MX8M Plus – simplified view

- What is the minimal hardware support for running "Hello World" sample on HIFI4 DSP?
  - CPU
  - Uart
  - Pinctrl
  - Clocks



Introducing Hardware Model v2 (HWMv2)

- A model oriented toward Asymmetric Multi-Processing (AMP)
  - Identical CPUs are grouped into a **cpucluster**
  - Support cpuclusters of different architectures (AMP)
- Model the hardware into multiple layers
  - Architecture
  - CPU
  - SoC (family, series, cpu proper)
  - Board
- Merged into current working version Zephyr (3.7.0)
- Adding support for a board is
  - 80% configuration (Kconfig, defconfig, device tree)
  - 20% actual code .c code

Board terminology

- Board – target system that can load and execute an application image
- Board target – full string used to compile an image for a particular hardware
- Board name – human readable name of board
- Board qualifiers – additional tokens to form the board target
- **west build –b imx8mp_evk@revA/mimx8ml8/a53/smp**



Hardware support hierarchy

- One board can contain multiple SoCs
- One SoC an contain multiple cpuclusters



Mapping hardware hierarchy on i.MX8M Plus instance



SoC hierarchy description

- soc.yml file
- Describes: family, series, SoC
- A SoC can have multiple CPU clusters
- A CPU cluster contains multiple CPU of the same type

zephyr/soc/nxp/imx/soc.yml

```yaml
family:
- name: nxp_imx
  series:
  - name: imx8m
    socs:
    - name: mimx8ml8
      cpuclusters:
      - name: adsp
      - name: a53
      - name: m7
```

SoC family

- group of related chips from a vendor that share
  - similar architecture
  - similar features
  - similar design principles
- zephyr/soc/<vendor>/<soc-family>
- SoC families
  - NXP i.MX
  - NXP i.MXRT
  - NXP S32
  - Intel Alder Lake
  - Nordic NRF51

~/zephyr/soc

```
$ tree ~/zephyr/soc
├── CMakeLists.txt
├── Kconfig
├── intel
│   ├── alder_lake
├── nordic
│   ├── nrf51
├── nxp
│   ├── imx
│   │   ├── CMakeLists.txt
│   │   ├── Kconfig
│   │   ├── Kconfig.defconfig
│   │   ├── Kconfig.soc
│   │   ├── imx7d
│   │   ├── imx8
│   │   ├── imx8m
│   │   ├── imx9
│   │   └── soc.yml
│   ├── imxrt
│   │   ├── imxrt10xx
│   └── s32
│       ├── s32k1
```

SoC series

- Refers to specific iteration / version with a SoC family
- SoC series
  - NXP i.MX8M
  - NXP i.MX8ULP
  - NXP i.MX9

:~/zephyr/soc/nxp/imx

```
$ tree soc/nxp/imx
├── CMakeLists.txt
├── Kconfig
├── Kconfig.defconfig
├── Kconfig.soc
├── imx8m
│   ├── CMakeLists.txt
│   ├── Kconfig
│   ├── Kconfig.defconfig
│   ├── Kconfig.soc
│   ├── Kconfig.defconfig.mimx8ml8_a53
│   ├── Kconfig.defconfig.mimx8ml8_adsp
│   ├── Kconfig.defconfig.mimx8ml8_m7
│   ├── a53
│   ├── adsp
│   └── m7
```

Navigating through kconfig selection

- Enable support for ADSP
  - This brings in SoC
    - Which in turns brings in soc series
      - Which in turn brings in soc family
- But where and how enables the ADSP
  - Answer:
    - A specific board!

~/zephyr/soc/nxp/imx/imx8m/Kconfig.soc

```
1  config SOC_SERIES_IMX8M
2    bool
3    select SOC_FAMILY_NXP_IMX
4
5  config SOC_SERIES
6    default "imx8m" if SOC_SERIES_IMX8M
7
8  config SOC_MIMX8ML8
9    bool
10   select SOC_SERIES_IMX8M
11
12 config SOC_MIMX8ML8_ADSP
13   bool
14   select SOC_MIMX8ML8
15   help
16     Enable support for NXP i.MX 8MPLUS Audio DSP
```

What is a board?

- Target hardware we want to build an application for
  - Hardware is decoupled from the application
  - Location: zephyr/boards/<vendor>/<Your-Board-Name/
  - Board directory contains
    - board.yml
    - Kconfig.imx8mp_evk
    - imx8mp_evk_<qualifiers>.dts
  - Optional files
    - Kconfig, Kconfig.defconfig
    - Imx8mp_evk_<qualifiers>_defconfig
    - Imx8mp_evk_<qualifiers>.yaml
    - Board.cmake for debugging

~/zephyr/boards/nxp/imx8mp_evk

```
$ tree boards/nxp/imx8mp_evk/
├── CMakeLists.txt
├── Kconfig.defconfig
├── Kconfig.imx8mp_evk
├── board.cmake
├── board.yml
├── imx8mp_evk_mimx8ml8_a53.dts
├── imx8mp_evk_mimx8ml8_a53.yaml
├── imx8mp_evk_mimx8ml8_a53_defconfig
├── imx8mp_evk_mimx8ml8_adsp.dts
├── imx8mp_evk_mimx8ml8_adsp.yaml
├── imx8mp_evk_mimx8ml8_adsp_defconfig
├── imx8mp_evk_mimx8ml8_m7.dts
├── imx8mp_evk_mimx8ml8_m7.yaml
├── imx8mp_evk_mimx8ml8_m7_defconfig
```

Board.yaml

- Describes the metadata of the board
  - Board name
  - Vendor
  - SoCs and their variants
  - Note: cpuclusters are not described here
    - They are inherited from soc.yml
  - It is possible to have multiple boards in board.yml

~/zephyr/boards/<vendor>/<board-name/board.yml

```yaml
board:
  name: <board-name>
  vendor: <board-vendor>
  revision:
    format: <major.minor.patch|letter|number|custom>
    default: <default-revision-value>
    revisions:
    - name: <revA>
    - name: <revB>
      ...
  socs:
  - name: <soc-1>
    variants:
    - name: <variant-1>
    - name: <variant-2>
        ...
  - name: <soc-2>
    ...
```

Board target device tree

- Hardware description
- cpus and minimal soc devices to run “Hello world”

~/zephyr/boards/nxp/imx8mp_evk/<target>.dts

```
#include <nxp/imx8m.dtsi>

/ {
  model = "NXP i.MX 8MPLUS Audio DSP";
  compatible = "nxp";
  chosen {
    zephyr,console = &uart4;
  };
};

&pinctrl {
  status = "okay";
};

&uart4 {
  status = "okay";
};
```

~/zephyr/dts/xtensa/nxp/imx8m.dtsi

```
cpus {
      cpu0: cpu@0 {
            device_type = "cpu";
            compatible = "cdns,tensilica-xtensa-lx6";
      }
};
```

~/zephyr/dts/xtensa/nxp/imx8m.dtsi

```
soc {
    ccm: ccm@30380000 {
      compatible = "nxp,imx-ccm";
      reg = <0x30380000 DT_SIZE_K(64)>;
    };
    iomuxc: iomuxc@30330000 {
      compatible = "nxp,imx-iomuxc";
      reg = <0x30330000 DT_SIZE_K(64)>;
      pinctrl: pinctrl {
        compatible = "nxp,imx8mp-pinctrl"
      };
    };
    uart4: uart@30a60000 {
      compatible = "nxp,imx-iuart";
      reg = <0x30a60000 0x10000>;
      interrupt-parent = <&clic>;
      interrupts = <29 0 0>;
      clocks = <&ccm IMX_CCM_UART4_CLK>;
      status = "disabled";
    };
};
```

Board Kconfig.imx8mp_evk

- Final piece of the puzzle
- Base software configuration for selecting the SoC
- How does BOARD_IMX8MP_EVK_MIMX8ML8_ADSP gets constructed?

```
$ west build -p -b imx8mp_evk/mimx8ml8/adsp samples/hello_world
```

- Boards/Kconfig.v2 creates BOARD_${BOARD_TARGET_STRING}

~/zephyr/boards/nxp/Kconfig.imx8mp_evk

```
config BOARD_IMX8MP_EVK
»       select SOC_MIMX8ML8_ADSP if BOARD_IMX8MP_EVK_MIMX8ML8_ADSP
```

Working with Zephyr community

Working with the community

- https://docs.zephyrproject.org/latest/contribute/index.html

- Read the guidelines
  - Contribution guidelines
  - Coding guidelines
  - Proposals and RFCs
  - Pull Requests and issues
  - Documentation guidelines

Contribution guidelines

- Get familiar with Zephyr tree structure and development environment
- Check “Good First Issue” label
  - Sending a small contribution can walk you through the entire submission process
- Check Coding Style
  - Always run ./scripts/checkpatch.pl to verify your change
- Check "How to write a good commit message"
  - Run gitlint
  - explain WHY the change is needed
  - Add your Signed-off-by line. Use git commit –s

How to speedup Pull Request acceptance

- A Pull Request should be fairly small
  - Up to 3 – 5 patches
  - Each patch should contain a single logical change
- Make sure you always test your code
- Keep CI clean
  - Enable at least build tests for your new board
- Work with reviewers to address comments
  - Answer to each comment and agree with reviewer on a resolution
- Write a small changelog of your changes after each new version of the PR

Notes and sources section

Example PR



Notes and sources section

After sending the Pull Request

- Be patient!
- PR merged no sooner than 2 days but typically can take up to 2 weeks
- Need 1 R-b from asigneed and 1 R-b from other reviewer
- Ping asignee/reviewers after 1 week
- Ask for help on Discord #pr-help channel after 2 weeks
- Check status: https://merge-list.zephyrproject.io/

Merge list

Last update: 12/04/2024 12:28:56 UTC 8b24ad2

#	Title	Author	Assignee	Approvers	Base	Milestone	↰	✓	⊖
71409	llext: fix llext_find_sym() not to return a "const" value	marc-hb	teburd	pillo79, teburd	main		✓	✓	✗ 35h left
71391	Bluetooth: Remove rx < tx prio check	alwa-nordic	jhedberg	jhedberg, jori-nordic	main		✓	✓	✗ 26h left
71388	Add missing linker symbols	marekmatej	sylvioalves	sylvioalves, ycsin	main		✓	✓	✗ 24h left
71385	cmake: fix issue with parsing version file located in `/VERSION`	tejlmand	tejlmand	nordicjm, pdgendt	main		✓	✓	✗ 24h left
71379	net: tcp: Fix FIN with data handling	rlubos	jukkar	jukkar, pdgendt	main		✓	✓	✗ 22h left

Notes and sources section

Final thoughts and timeline recap

- Be patient!
- Work with reviewers and maintainers
- Address comments
- Explain in detail your decisions
- Trival PRs take up to 2 days
- Normal PRs take up to 2 weeks





Get in touch

Daniel BALUTA
daniel.baluta@nxp.com

nxp.com

nxp.com