



Working with Zephyr community.

A timeline for adding support for a new board

Daniel Baluta

April 2024

Content

Goals of the presentation

Zephyr release cycle

Toolchain support

Board support

Working with the community


Timeline for contributing upstream



Goals of the presentation

- Newcomer guidance
 - Offer guidance on the initial steps for newcomers to begin with Zephyr development
- Board integration
 - Provide insight into the process of adding a new board in Zephyr
 - Use the "Hello World" sample to demonstrate functionality
- Community collaboration
 - Illustrate how Zephyr community works looking at the timeline for a change to get accepted
- Code acceptance
 - Show the best practices to speed up the process of getting your code accepted

Zephyr release cycle




Zephyr Release Cycle (1)

- Development happens on Github
- Release phases
 - *Development* phase, takes 3 months
 - *Stabilization* phase, takes 1 month (RC1, RC2, RC3)
 - At the end, stable release is out
- Maintenance
 - Periodic releases get updates, bugfixes and security fixes at least 2 cycles
- Long term support
 - Release created every 2 years
 - Is maintained at least 2.5 years after release



Zephyr Release Cycle (2)

- Periodic releases every 4 months
- LTS releases every 2 years



Toolchain support



Toolchain support (1)

- <https://github.com/zephyrproject-rtos/sdk-ng/releases>

OS	Minimal ^[1]	Full
Linux	AArch64 / x86-64	AArch64 / x86-64
macOS	AArch64 / x86-64	AArch64 / x86-64
Windows	x86-64	x86-64

Target	Linux	macOS	Windows
aarch64-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
arc-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
arc64-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
arm-zephyr-eabi	AArch64 / x86-64	AArch64 / x86-64	x86-64
microblazeel-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
mips-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
nios2-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
riscv64-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
sparc-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
x86_64-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64


Toolchain support (2)

Target	Linux	macOS	Windows
xtensa-espessif_esp32_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-espessif_esp32s2_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-espessif_esp32s3_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-intel_ace15_mtpm_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-intel_tgl_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-mtk_mt8195_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-nxp_imx_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-nxp_imx8m_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-nxp_imx8ulp_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-nxp_rt500_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-nxp_rt600_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64
xtensa-sample_controller_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	x86-64

Add support for a new toolchain (1)

- Pull Request on <https://github.com/zephyrproject-rtos/sdk-ng>

xtensa: add rt500_adsp toolchain #696

 Merged nashif merged 1 commit into `zephyrproject-rtos:main` from `dbaluta:toolchain_rt500_dsp` on Aug 25, 2023

 Conversation 3


 Commits 1

 Checks 25

 Files changed 14

 Changes from **all commits** ▾ File filter ▾ Conversations ▾  ▾

 Filter changed files

>  .github/workflows

 README.md

>  configs

>  overlays/xtensa_nxp_rt500_adsp

xtensa: add rt500_adsp toolchain

This adds the Xtensa toolchain for Tensilica Fusion F1 DSP found on NXP RT500 MCU family.

Signed-off-by: Daniel Baluta <daniel.baluta@nxp.com>

 **dbaluta** committed on Aug 21, 2023

Add support for a new toolchain (2)

▼ .github/workflows

ci.yml

README.md

▼ configs

xtensa-nxp_rt500_adsp_zeph...

▼ overlays/xtensa_nxp_rt500_adsp

> binutils

> gcc/include

> gdb

> newlib/newlib/libc/sys/xtensa/incl...

▼ 9 configs/xtensa-nxp_rt500_adsp_zephyr-elf.config

... -0,0 +1,9 @@

1 + CT_CONFIG_VERSION="3"

2 + CT_EXPERIMENTAL=y

3 + CT_OVERLAY_LOCATION="overlays"

4 + CT_OVERLAY_NAME="nxp_rt500_adsp"

5 + CT_ARCH_XTENZA=y

6 + CT_XTENZA_CUSTOM=y

7 + CT_TARGET_VENDOR="nxp_rt500_adsp_zephyr"

8 + CT_TARGET_CFLAGS="-ftls-model=local-exec"

9 + CT_CC_GCC_CONFIG_TLS=n

▼ .github/workflows/ci.yml

@@ -37,26 +37,27 @@

target:

description: 'Target'

type: choice

required: true

options:

- all

- aarch64-zephyr-elf

- arc64-zephyr-elf

- arc-zephyr-elf

- arm-zephyr-eabi

- microblazeel-zephyr-elf

- mips-zephyr-elf

- nios2-zephyr-elf

- riscv64-zephyr-elf

+ - xtensa-nxp_rt500_adsp_zephyr-elf

Add support for a new toolchain (3)

- At least 2 weeks to get your changed merged
- At least 1 Release Candidate
- Typically allocate 1 month

Sep 22, 2023

 nashif

 v0.16.3

 3e43417

Compare ▾

Zephyr SDK 0.16.3

Downloads

SDK Bundle

Release Notes


- general:
 - Added MediaTek MT8195 toolchain (`xtensa-mt8195_adsp_zephyr-elf`).
 - Added NXP ADSP R1500 toolchain (`nxp_adsp_rt500`)
 - Added Qemu DC233C toolchain (`qemu_xtensa_dc233c`)
 - `arc_qemu` : Update to 2023.07.28 release

Board support




Get to know your hardware: NXP i.MX8M Plus EVK

- NXP i.MX8M Plus EVK
 - 4 x Arm Cortex A53
 - Arm Cortex-M7
 - Tensilica HIFI4 Audio DSP
- Existing Zephyr support
 - Architecture (arm64, arm, xtensa)
 - CPU (Cortex-A53, Cortex-M7, HIFI4 DSP)
 - SoC
 - Board




I.MX8M Plus – building blocks



i.MX8M Plus – simplified view

- What is the minimal hardware support for running "Hello World" sample on HIFI4 DSP?
 - CPU
 - Uart
 - Pinctrl
 - Clocks




Introducing Hardware Model v2 (HWMv2)

- A model oriented toward Asymmetric Multi-Processing (AMP)
 - Identical CPUs are grouped into a **cpucluster**
 - Support cpuclusters of different architectures (AMP)
- Model the hardware into multiple layers
 - Architecture
 - CPU
 - SoC (family, series, cpu proper)
 - Board
- Merged into current working version Zephyr (3.7.0)
- Adding support for a board is
 - 80% configuration (Kconfig, defconfig, device tree)
 - 20% actual code .c code

Board terminology


- Board – target system that can load and execute an application image
- Board target – full string used to compile an image for a particular hardware
- Board name – human readable name of board
- Board qualifiers – additional tokens to form the board target
- **west build -b imx8mp_evk@revA/mimx8ml8/a53/smp**




imx8mp_evk @ revA / mimx8ml8 / a53 / smp

Hardware support hierarchy

- One board can contain multiple SoCs
- One SoC can contain multiple cpuclusters



Mapping hardware hierarchy on i.MX8M Plus instance



SoC hierarchy description

- soc.yml file
- Describes: family, series, SoC
- A SoC can have multiple CPU clusters
- A CPU cluster contains multiple CPU of the same type

A screenshot of a code editor window with a tab labeled 'zephyr/soc/nxp/imx/soc.yml'. The editor displays a YAML configuration for a SoC hierarchy. The content is as follows:

```
1 family:
2   - name: nxp_imx
3     series:
4       - name: imx8m
5         socs:
6           - name: mimx8ml8
7             cpuclusters:
8               - name: adsp
9               - name: a53
10              - name: m7
```

SoC family

- group of related chips from a vendor that share
 - similar architecture
 - similar features
 - similar design principles
- zephyr/soc/<vendor>/<soc-family>
- SoC families
 - NXP i.MX
 - NXP i.MXRT
 - NXP S32
 - Intel Alder Lake
 - Nordic NRF51

```
~/zephyr/soc

1 $ tree ~/zephyr/soc
2 |─ CMakeLists.txt
3 |─ Kconfig
4 |─ intel
5 |   |─ alder_lake
6 |─ nordic
7 |   |─ nrf51
8 |─ nxp
9 |   |─ imx
10 |      |─ CMakeLists.txt
11 |      |─ Kconfig
12 |      |─ Kconfig.defconfig
13 |      |─ Kconfig.soc
14 |      |─ imx7d
15 |      |─ imx8
16 |      |─ imx8m
17 |      |─ imx9
18 |      |─ soc.yml
19 |   |─ imxrt
20 |      |─ imxrt10xx
21 |   |─ s32
22 |      |─ s32k1
```

SoC series


- Refers to specific iteration / version with a SoC family
- SoC series
 - NXP i.MX8M
 - NXP i.MX8ULP
 - NXP i.MX9

```
~/zephyr/soc/nxp/imx

1 $ tree soc/nxp/imx
2 |─ CMakeLists.txt
3 |─ Kconfig
4 |─ Kconfig.defconfig
5 |─ Kconfig.soc
6 |─ imx8m
7 |   |─ CMakeLists.txt
8 |   |─ Kconfig
9 |   |─ Kconfig.defconfig
10 |   |─ Kconfig.soc
11 |   |─ Kconfig.defconfig.mimx8ml8_a53
12 |   |─ Kconfig.defconfig.mimx8ml8_adsp
13 |   |─ Kconfig.defconfig.mimx8ml8_m7
14 |   |─ a53
15 |   |─ adsp
16 |   └─ m7
```

Navigating through kconfig selection

- Enable support for ADSP
 - This brings in SoC
 - Which in turns brings in soc series
 - Which in turn brings in soc family
- But where and how enables the ADSP
 - Answer:
 - A specific board!




```
~/zephyr/soc/nxp/imx/imx8m/Kconfig.soc

1 config SOC_SERIES_IMX8M
2     bool
3     select SOC_FAMILY_NXP_IMX
4
5 config SOC_SERIES
6     default "imx8m" if SOC_SERIES_IMX8M
7
8 config SOC_MIMX8ML8
9     bool
10    select SOC_SERIES_IMX8M
11
12 config SOC_MIMX8ML8_ADSP
13     bool
14     select SOC_MIMX8ML8
15     help
16     Enable support for NXP i.MX 8MPLUS Audio DSP
```

The image shows a Kconfig file with three configurations. Arrows indicate the selection path: from `SOC_SERIES_IMX8M` to `SOC_SERIES`, and from `SOC_SERIES_IMX8M` to `SOC_MIMX8ML8`. A third arrow points from `SOC_MIMX8ML8` to `SOC_MIMX8ML8_ADSP`, which is underlined in red. The file path is `~/zephyr/soc/nxp/imx/imx8m/Kconfig.soc`.

What is a board?

- Target hardware we want to build an application for
 - Hardware is decoupled from the application
 - Location: `zephyr/boards/<vendor>/<Your-Board-Name>/`
 - Board directory contains
 - `board.yml`
 - `Kconfig.imx8mp_evk`
 - `imx8mp_evk_<qualifiers>.dts`
- Optional files
 - `Kconfig`, `Kconfig.defconfig`
 - `Imx8mp_evk_<qualifiers>_defconfig`
 - `Imx8mp_evk_<qualifiers>.yaml`
 - `Board.cmake` for debugging



A terminal window with a title bar showing the path `~/zephyr/boards/nxp/imx8mp_evk`. The window contains a command prompt and the output of a `tree` command, listing the files and subdirectories in the board directory.

```
1 $ tree boards/nxp/imx8mp_evk/  
2 |— CMakeLists.txt  
3 |— Kconfig.defconfig  
4 |— Kconfig.imx8mp_evk  
5 |— board.cmake  
6 |— board.yml  
7 |— imx8mp_evk_mimx8ml8_a53.dts  
8 |— imx8mp_evk_mimx8ml8_a53.yaml  
9 |— imx8mp_evk_mimx8ml8_a53_defconfig  
10 |— imx8mp_evk_mimx8ml8_adsp.dts  
11 |— imx8mp_evk_mimx8ml8_adsp.yaml  
12 |— imx8mp_evk_mimx8ml8_adsp_defconfig  
13 |— imx8mp_evk_mimx8ml8_m7.dts  
14 |— imx8mp_evk_mimx8ml8_m7.yaml  
15 |— imx8mp_evk_mimx8ml8_m7_defconfig
```

Board.yaml

- Describes the metadata of the board
 - Board name
 - Vendor
 - SoCs and their variants
- Note: cpucclusters are not described here
 - They are inherited from soc.yaml
- It is possible to have multiple boards in board.yaml

```
~/zephyr/boards/<vendor>/<board-name>/board.yaml

1 board:
2   name: <board-name>
3   vendor: <board-vendor>
4   revision:
5     format: <major.minor.patch|letter|number|custom>
6     default: <default-revision-value>
7     revisions:
8       - name: <revA>
9       - name: <revB>
10      ...
11  socs:
12    - name: <soc-1>
13      variants:
14        - name: <variant-1>
15        - name: <variant-2>
16        ...
17    - name: <soc-2>
18    ...
```

Board target device tree

- Hardware description
- cpus and minimal soc devices to run "Hello world"

```
~/zephyr/boards/nxp/imx8mp_evk/<target>.dts

1 #include <nxp/imx8m.dtsi>
2
3 / {
4     model = "NXP i.MX 8MPLUS Audio DSP";
5     compatible = "nxp";
6     chosen {
7         zephyr,console = &uart4;
8     };
9 };
10
11 &pinctrl {
12     status = "okay";
13 };
14
15 &uart4 {
16     status = "okay";
17 };
```

```
~/zephyr/dts/xtensa/nxp/imx8m.dtsi


1 cpus {
2     cpu0: cpu@0 {
3         device_type = "cpu";
4         compatible = "cdns,tensilica-xtensa-lx6";
5     }
6 };
```

```
~/zephyr/dts/xtensa/nxp/imx8m.dtsi

1 soc {
2     ccm: ccm@30380000 {
3         compatible = "nxp,imx-ccm";
4         reg = <0x30380000 DT_SIZE_K(64)>;
5     };
6     iomuxc: iomuxc@30330000 {
7         compatible = "nxp,imx-iomuxc";
8         reg = <0x30330000 DT_SIZE_K(64)>;
9     };
10    pinctrl: pinctrl {
11        compatible = "nxp,imx8mp-pinctrl";
12    };
13    uart4: uart@30a60000 {
14        compatible = "nxp,imx-uart";
15        reg = <0x30a60000 0x10000>;
16        interrupt-parent = <&clic>;
17        interrupts = <29 0 0>;
18        clocks = <&ccm IMX_CCM_UART4_CLK>;
19        status = "disabled";
20    };
21 };
```


Board Kconfig.imx8mp_evk

- Final piece of the puzzle
- Base software configuration for selecting the SoC
- How does BOARD_IMX8MP_EVK_MIMX8ML8_ADSP gets constructed?



```
1 $ west build -p -b imx8mp_evk/mimx8ml8/adsp samples/hello_world
```

- Boards/Kconfig.v2 creates BOARD_\${BOARD_TARGET_STRING}



```
~/zephyr/boards/nxp/Kconfig.imx8mp_evk

1
2 config BOARD_IMX8MP_EVK
3 »     select SOC_MIMX8ML8_ADSP if BOARD_IMX8MP_EVK_MIMX8ML8_ADSP
```

Working with Zephyr community



Working with the community

- <https://docs.zephyrproject.org/latest/contribute/index.html>
- Read the guidelines
 - Contribution guidelines
 - Coding guidelines
 - Proposals and RFCs
 - Pull Requests and issues
 - Documentation guidelines

Contribution guidelines



- Get familiar with Zephyr tree structure and development environment
- Check “Good First Issue” label
 - Sending a small contribution can walk you through the entire submission process
- Check Coding Style
 - Always run `./scripts/checkpatch.pl` to verify your change
- Check "How to write a good commit message"
 - Run `gitlint`
 - explain WHY the change is needed
 - Add your Signed-off-by line. Use `git commit -s`


How to speedup Pull Request acceptance


- A Pull Request should be fairly small
 - Up to 3 – 5 patches
 - Each patch should contain a single logical change
- Make sure you always test your code
- Keep CI clean
 - Enable at least build tests for your new board
- Work with reviewers to address comments
 - Answer to each comment and agree with reviewer on a resolution
- Write a small changelog of your changes after each new version of the PR


Example PR


imx8mp_evk: Add initial support for Audio DSP on i.MX8M Plus


 Open **dbaluta** wants to merge 2 commits into `main` from `imx8mp_evk_add_adsp` 

 Conversation 0

 Commits 2

 Checks 16

 Files changed 15




dbaluta commented 5 minutes ago • edited ▾


Owner ...

This PR brings in initial Zephyr support for Audio DSP (ADSP) on i.MX8M Plus EVK board. It adds SoC, board configuration and device tree in order to make "Hello World" sample work.


To build use: `west build -p -b imx8mp_evk/mimx8ml8/adsp samples/hello_world`


Note that the build `zephyr.elf` file is loaded on ADSP using Linux kernel remote proc interface.







dbaluta added 2 commits 8 minutes ago



 `soc: imx8m: Introduce initial SoC support for Xtensa ADSP` ... `459dac3`



 `boards: nxp: imx8mp_evk: Add initial board support for Xtensa ADSP` ... `✗ 4061179`

After sending the Pull Request

- Be patient!
- PR merged no sooner than 2 days but typically can take up to 2 weeks
- Need 1 R-b from assignee and 1 R-b from other reviewer
- Ping assignee/reviewers after 1 week
- Ask for help on Discord #pr-help channel after 2 weeks
- Check status: <https://merge-list.zephyrproject.io/>


Merge list

Last update: 12/04/2024 12:28:56 UTC 8b24ad2

#	Title	Author	Assignee	Approvers	Base	Milestone	1	✓	⊖
71409	llex: fix llex_find_sym() not to return a "const" value	marc-hb	teburd	pillo79, teburd	main		✓	✓	✗ 35h left
71391	Bluetooth: Remove rx < tx prio check	alwa-nordic	jhedberg	jhedberg, jori-nordic	main		✓	✓	✗ 26h left
71388	Add missing linker symbols	marekmatej	sylvioalves	sylvioalves, ycsin	main		✓	✓	✗ 24h left
71385	cmake: fix issue with parsing version file located in `VERSION`	tejlmand	tejlmand	nordicjm, pdgendt	main		✓	✓	✗ 24h left
71379	net: tcp: Fix FIN with data handling	rlubos	jukkar	jukkar, pdgendt	main		✓	✓	✗ 22h left

Final thoughts and timeline recap

- Be patient!
- Work with reviewers and maintainers
- Address comments
- Explain in detail your decisions
- Trivial PRs take up to 2 days
- Normal PRs take up to 2 weeks





Get in touch

Daniel BALUTA

daniel.baluta@nxp.com

[nxp.com](https://www.nxp.com)



[nxp.com](https://www.nxp.com)

| Public | NXP, and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © 2024 NXP B.V.