


# Working with Zephyr community. A timeline for adding support for a new board


#### **Daniel Baluta**

April 2024



#### Content

Goals of the presentation
Zephyr release cycle
Toolchain support
Board support
Working with the community
Timeline for contributing upstream




#### Goals of the presentation

- Newcomer guidance
  - Offer guidance on the initial steps for newcomers to begin with Zephyr development
- Board integration
  - Provide insight into the process of adding a new board in Zephyr
  - Use the "Hello World" sample to demonstrate functionality
- Community collaboration
  - Illustratre how Zephyr community works looking at the timeline for a change to get accepted
- Code acceptance
  - Show the best practices to speed up the process of getting your code accepted

Zephyr release cycle


## Zephyr Release Cycle (1)

- Development happens on Github
- Release phases
  - Development phase, takes 3 months
  - Stabilization phase, takes 1 month (RC1, RC2, RC3)
  - At the end, stable release is out
- Maintenance
  - Periodic releases get updates, bugfixes and security fixes at least 2 cycles
- Long term support
  - Release created every 2 years
  - Is maintained at least 2.5 years after release



## Zephyr Release Cycle (2)

- Periodic releases every 4 months
- LTS releases every 2 years



**Toolchain support** 

## Toolchain support (1)

• <a href="https://github.com/zephyrproject-rtos/sdk-ng/releases">https://github.com/zephyrproject-rtos/sdk-ng/releases</a>

os	Minimal <sup>[1]</sup>	Full		
Linux	AArch64 / x86-64	AArch64 / x86-64		
macOS	AArch64 / x86-64	AArch64 / x86-64		
Windows	<u>x86-64</u>	<u>x86-64</u>		


Target	Linux	macOS	Windows	
aarch64-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
arc-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
arc64-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
arm-zephyr-eabi	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
microblazeel-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
mips-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
nios2-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
riscv64-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
sparc-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
x86_64-zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	

## Toolchain support (2)


Target	Linux	macOS	Windows	
xtensa-espressif_esp32_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
xtensa-espressif_esp32s2_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
xtensa-espressif_esp32s3_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
xtensa-intel_ace15_mtpm_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
xtensa-intel_tgl_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
xtensa-mtk_mt8195_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
xtensa-nxp_imx_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
xtensa-nxp_imx8m_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
xtensa-nxp_imx8ulp_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
xtensa-nxp_rt500_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
xtensa-nxp_rt600_adsp_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	
xtensa-sample_controller_zephyr-elf	AArch64 / x86-64	AArch64 / x86-64	<u>x86-64</u>	

#### Add support for a new toolchain (1)

• Pull Request on https://github.com/zephyrproject-rtos/sdk-ng




#### Add support for a new toolchain (2)



#### Add support for a new toolchain (3)

- At least 2 weeks to get your changed merged
- At least 1 Release Candidate
- Typically allocate 1 month




#### **Release Notes** general: Added MediaTek MT8195 toolchain (xtensa-mt8195\_adsp\_zephyr-elf). Added NXP ADSP RT500 toolchain (nxp\_adsp\_rt500) Added Qemu DC233C toolchain ( qemu\_xtensa\_dc233c ) arc\_qemu: Update to 2023.07.28 release


**Board support** 

#### Get to know your hardware: NXP i.MX8M Plus EVK

- NXP i.MX8M Plus EVK
  - 4 x Arm Cortex A53
  - Arm Cortex-M7
  - Tensilica HIFI4 Audio DSP
- Existing Zephyr support
  - Architecture (arm64, arm, xtensa)
  - CPU (Cortex-A53, Cortex-M7, HIFI4 DSP)
  - SoC
  - Board




#### I.MX8M Plus – building blocks



#### i.MX8M Plus – simplified view

- What is the minimal hardware support for running "Hello World" sample on HIFI4 DSP?
  - o CPU
  - Uart
  - o Pinctrl
  - o Clocks




#### Introducing Hardware Model v2 (HWMv2)

- A model oriented toward Asymmetric Multi-Processing (AMP)
  - o Identical CPUs are grouped into a **cpucluster**
  - Support cpuclusters of different architectures (AMP)
- Model the hardware into multiple layers
  - Architecture
  - o CPU
  - SoC (family, series, cpu proper)
  - Board
- Merged into current working version Zephyr (3.7.0)
- Adding support for a board is
  - 80% configuration (Kconfig, defconfig, device tree)
  - o 20% actual code .c code


#### **Board terminology**

- Board target system that can load and execute an application image
- Board target full string used to compile an image for a particular hardware
- Board name human readable name of board
- Board qualifiers additional tokens to form the board target
- west build -b imx8mp\_evk@revA/mimx8ml8/a53/smp




#### Hardware support hierarchy

- One board can contain multiple SoCs
- One SoC an contain multiple cpuclusters



## Mapping hardware hierarchy on i.MX8M Plus instance




#### SoC hierarchy description

- soc.yml file
- Describes: family, series, SoC
- A SoC can have multiple CPU clusters
- A CPU cluster contains multiple CPU of the same type

#### **SoC family**

- group of related chips from a vendor that share
  - similar architecture
  - similar features
  - similar design principles
- zephyr/soc/<vendor>/<soc-family>
- SoC families
  - NXP i.MX
  - NXP i.MXRT
  - NXP S32
  - Intel Alder Lake
  - Nordic NRF51



#### **SoC series**

- Refers to specific iteration / version with a SoC family
- SoC series
  - NXP i.MX8M
  - NXP i.MX8ULP
  - NXP i.MX9

```
:~/zephyr/soc/nxp/imx
   $ tree soc/nxp/imx

    CMakeLists.txt

     Kconfig

    Kconfig.defconfig

      - Kconfig.soc
       imx8m
         CMakeLists.txt
        - Kconfig

    Kconfig.defconfig

         Kconfig.soc
        Kconfig.defconfig.mimx8ml8_a53
        Kconfig.defconfig.mimx8ml8_adsp
        Kconfig.defconfig.mimx8ml8_m7
        — a53
14
15
         adsp
16
         — m7
```

#### Navigating through kconfig selection

- Enable support for ADSP
  - This brings in SoC
    - Which in turns brings in soc series
      - Which in turn brings in soc family
- But where and how enables the ADSP
  - Answer:
    - A specific board!

```
~/zephyr/soc/nxp/imx/imx8m/Kconfig.soc
   config SOC_SERIES_IMX8M_
     bool
     select SOC_FAMILY_NXP_IMX
   config SOC_SERIES
     default "imx8m" if SOC_SERIES_IMX8M
   config SOC_MIMX8ML8
     bool
     select SOC_SERIES_IMX8M
10
11
   config SOC_MIMX8ML8_ADSP
12
     bool
13
     select SOC_MIMX8ML8
14
     help
15
       Enable support for NXP i.MX 8MPLUS Audio DSP
16
```

#### What is a board?

- Target hardware we want to build an application for
  - Hardware is decoupled from the application
  - Location: zephyr/boards/<vendor>/<Your-Board-Name/</li>
  - Board directory contains
    - board.yml
    - Kconfig.imx8mp\_evk
    - imx8mp\_evk\_<qualifiers>.dts
  - Optional files
    - Kconfig, Kconfig.defconfig
    - Imx8mp\_evk\_<qualifiers>\_defconfig
    - Imx8mp\_evk\_<qualifiers>.yaml
    - · Board.cmake for debugging



#### **Board.yaml**

- Describes the metadata of the board
  - Board name
  - Vendor
  - SoCs and their variants
  - Note: cpuclusters are not described here
    - They are inherited from soc.yml
  - It is possible to have multiple boards in board.yml



#### **Board target device tree**

- Hardware description
- cpus and minimal soc devices to run "Hello world"

```
~/zephyr/boards/nxp/imx8mp evk/<target>.dts
   #include <nxp/imx8m.dtsi>
      model = "NXP i.MX 8MPLUS Audio DSP";
      compatible = "nxp";
      chosen {
        zephyr.console = &uart4;
                                  ~/zephyr/dts/xtensa/nxp/imx8m.dtsi
    &pinctrl {
                                1 cpus {
      status = "okay";
                                         cpu0: cpu00 {
                                               device_type = "cpu";
14
                                               compatible = "cdns,tensilica-xtensa-lx6";
                                4
    &uart4 {
                                5
      status = "okay";
                                6 };
17 };
```

```
~/zephyr/dts/xtensa/nxp/imx8m.dtsi
 1 soc {
        ccm: ccm@30380000 {
          compatible = "nxp,imx-ccm";
          reg = <0x30380000 DT_SIZE_K(64)>;
        iomuxc: iomuxc@30330000 {
          compatible = "nxp,imx-iomuxc";
          reg = \langle 0x30330000 DT_SIZE_K(64) \rangle;
          pinctrl: pinctrl {
            compatible = "nxp,imx8mp-pinctrl"
10
11
          };
12
        };
13
        uart4: uart@30a60000 {
          compatible = "nxp,imx-iuart";
14
          reg = <0x30a60000 0x10000>;
          interrupt-parent = <&clic>;
          interrupts = <29 0 0>;
17
          clocks = <&ccm IMX_CCM_UART4_CLK>;
18
          status = "disabled";
        };
20
21 };
```

#### Board Kconfig.imx8mp\_evk

- Final piece of the puzzle
- Base software configuration for selecting the SoC
- How does BOARD\_IMX8MP\_EVK\_MIMX8ML8\_ADSP gets constructed?

```
+ $ west build -p -b imx8mp_evk/mimx8ml8/adsp samples/hello_world
```

• Boards/Kconfig.v2 creates BOARD\_\${BOARD\_TARGET\_STRING}

```
~/zephyr/boards/nxp/Kconfig.imx8mp_evk

1
2 config BOARD_IMX8MP_EVK
3 » select SOC_MIMX8ML8_ADSP if BOARD_IMX8MP_EVK_MIMX8ML8_ADSP
```



Working with Zephyr community

#### Working with the community

- <a href="https://docs.zephyrproject.org/latest/contribute/index.html">https://docs.zephyrproject.org/latest/contribute/index.html</a>
- Read the guidelines
  - Contribution guidelines
  - Coding guidelines
  - Proposals and RFCs
  - Pull Requests and issues
  - Documentation guidelines

#### **Contribution guidelines**


- Get familiar with Zephyr tree structure and development environment
- Check "Good First Issue" label
  - Sending a small contribution can walk you through the entire submission process
- Check Coding Style
  - Always run ./scripts/checkpatch.pl to verify your change
- Check "How to write a good commit message"
  - Run gitlint
  - explain WHY the change is needed
  - Add your Signed-off-by line. Use git commit -s

#### How to speedup Pull Request acceptance

- A Pull Request should be fairly small
  - Up to 3 5 patches
  - Each patch should contain a single logical change
- Make sure you always test your code
- Keep CI clean
  - Enable at least build tests for your new board
- Work with reviewers to address comments
  - Answer to each comment and agree with reviewer on a resolution
- Write a small changelog of your changes after each new version of the PR

#### Example PR

#### imx8mp\_evk: Add initial support for Audio DSP on i.MX8M Plus



#### After sending the Pull Request

- Be patient!
- PR merged no sooner than 2 days but typically can take up to 2 weeks
- Need 1 R-b from asigneed and 1 R-b from other reviewer
- Ping asignee/reviewers after 1 week
- Ask for help on Discord #pr-help channel after 2 weeks
- Check status: <a href="https://merge-list.zephyrproject.io/">https://merge-list.zephyrproject.io/</a>


#### Merge list

Last update: 12/04/2024 12:28:56 UTC 8b24ad2

#	Title	Author	Assignee	Approvers	Base	Milestone	1 1	Θ
71409	llext: fix llext_find_sym() not to return a "const" value	marc-hb	teburd	pillo79, teburd	main		11	× 35h left
71391	Bluetooth: Remove rx < tx prio check	alwa-nordic	jhedberg	jhedberg, jori-nordic	main		11	× 26h left
71388	Add missing linker symbols	marekmatej	sylvioalves	sylvioalves, ycsin	main		11	× 24h left
71385	cmake: fix issue with parsing version file located in `NERSION`	tejlmand	tejlmand	nordicjm, pdgendt	main		11	× 24h left
71379	net: tcp: Fix FIN with data handling	rlubos	jukkar	jukkar, pdgendt	main		11	× 22h left

#### Final thoughts and timeline recap

- Be patient!
- Work with reviewers and maintainers
- Address comments
- Explain in detail your decisions
- Trival PRs take up to 2 days
- Normal PRs take up to 2 weeks





# Get in touch

Daniel BALUTA

daniel.baluta@nxp.com

nxp.com





nxp.com

| **Public** | NXP, and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © 2024 NXP B.V.