


DGX A100 | one NVLink switching tier

8 GPUs / 6 independent NVSwitch chips / 12 links per GPU




Each link: 25 GB/s per direction. Each GPU: 300 GB/s send + 300 GB/s receive.

Color groups independent point-to-point links; it does not denote a shared bus.

Packet datapath | one selected NVLink path

Dotted stubs: other data ports. Dashed paths: returned credits. Rates are per direction.



Filled FIFO cells: queued packets. Empty cells: free space. H | D: header + data (symbolic).

* Declared study settings, not measured silicon limits. FIFO slot counts and packet sizes are schematic.

Public wiring; declared queue sizes, grant policy and forwarding. CPU/PCIe context simplified; storage and management omitted.