





Timing boundaries and GPU visibility overhead

Controlled factors | Five process repeats | Each plotted time is a median



No isolated timing control explains the A100 offset across all 16 main payload/width cases.

Exchange probe: one lane, system atomics and a watchdog. Its latency is not an identified NCCL RTT.