Our co-simulation framework found that the exception type of address translation PMA violation is incorrect.
In the following test case, we modify a non-leaf (level 2) PTE to zero, which means the level 2 page dictionary is at 0x0000.
0x0000 is not part of the address range of the memory, which clearly violates the PMA.
cva6 throws a store page fault, while spike throws an access fault.
Our co-simulation framework found that the exception type of address translation PMA violation is incorrect.
In the following test case, we modify a non-leaf (level 2) PTE to zero, which means the level 2 page dictionary is at 0x0000.
0x0000 is not part of the address range of the memory, which clearly violates the PMA.
cva6 throws a store page fault, while spike throws an access fault.
According to riscv-privileged specification:
cva6-8.zip
The text was updated successfully, but these errors were encountered: