



# Open Source Processor IP

Rick O'Connor [rickoco@openhwgroup.org](mailto:rickoco@openhwgroup.org)  
[@rickoco](https://twitter.com/rickoco) [@openhwgroup](https://twitter.com/openhwgroup)  
[www.openhwgroup.org](http://www.openhwgroup.org)

# Outline



- RISC-V Introduction
  - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source HW
- OpenHW Group & CORE-V Family
- OpenHW Group Structure
  - Working Groups & Task Groups
- Summary



# RISC-V Background



- In 2010, after many years and many projects using MIPS, SPARC, and x86 as basis of research, it was time for the Computer Science team at UC Berkeley to look at what ISAs to use for their next set of projects
- So UC Berkeley started “3-month project” during the summer of 2010 to develop their own clean-slate ISA... 4 years later, in May of 2014, UC Berkeley released frozen base user spec
  - many tapeouts and several research publications along the way
- The name RISC-V (pronounced *risk-five*), was chosen to represent the fifth major RISC ISA design effort at UC Berkeley
  - RISC-I, RISC-II, SOAR, and SPUR were the first four projects with the original RISC-I publications dating back to 1981



# Open Software / Standards Work!




<i>Field</i>	<i>Standard</i>	<i>Free, Open Impl.</i>	<i>Proprietary Impl.</i>
Networking	Ethernet, TCP/IP	Many	Many
OS	Posix	Linux, FreeBSD	M/S Windows
Compilers	C	gcc, LLVM	Intel icc, ARMcc
Databases	SQL	MySQL, PostgresSQL	Oracle 12C, M/S DB2
Graphics	OpenGL	Mesa3D	M/S DirectX
ISA	???????	--	x86, ARM

- Why are there no successful free & open ISA standards and free & open implementations, like other fields?

# Most chips are SoCs with many ISAs

- Applications processor (usually ARM)
- Graphics processors
- Image processors
- Radio DSPs
- Audio DSPs
- Security processors
- Power-management processor
- ....



NVIDIA Tegra SoC

- Apps processor ISA too large for base accelerator ISA
- IP bought from different places, each proprietary ISA
- Home-grown ISA cores
- Over a dozen ISAs on some SoCs – each with unique software stack



# Why so Many ISAs?



Must they be proprietary?

*What if there was one free and open ISA everyone could use across all computing devices?*



# What's Different about RISC-V?



- *Simple*
  - Far smaller than other commercial ISAs
- *Clean-slate design*
  - Clear separation between user and privileged ISA
  - Avoids μarchitecture or technology-dependent features
- A *modular* ISA
  - Small standard base ISA
  - Multiple standard extensions
- Designed for *extensibility/specialization*
  - Variable-length instruction encoding
  - Vast opcode space available for instruction-set extensions
- *Stable*
  - Base and standard extensions are frozen
  - Additions via optional extensions, not new versions



# RISC-V Standard Extensions



- Four base integer ISAs
  - RV32E, RV32I, RV64I, RV128I
  - Only <50 hardware instructions needed for base
- Standard extensions
  - M: Integer multiply/divide
  - A: Atomic memory operations (AMOs + LR/SC)
  - F: Single-precision floating-point
  - D: Double-precision floating-point
  - G = IMAFD, “General-purpose” ISA
  - Q: Quad-precision floating-point
  - C: compressed 16b encodings for 32b instructions
- All the above are a fairly standard RISC encoding in a fixed 32-bit instruction format



# RV32I

**RISC-V**


Base Integer Instructions (32 64 128) I Base					
Category	Name	Fmt	RV{32 64 128}I Base		①
<b>Loads</b>	Load Byte	I	LB rd,rs1,imm		
	Load Halfword	I	LH rd,rs1,imm		
	Load Word	I	L{W D Q} rd,rs1,imm		
	Load Byte Unsigned	I	LBU rd,rs1,imm		
	Load Half Unsigned	I	L{H W D}U rd,rs1,imm		
<b>Stores</b>	Store Byte	S	SB rs1,rs2,imm		
	Store Halfword	S	SH rs1,rs2,imm		
	Store Word	S	S{W D Q} rs1,rs2,imm		
<b>Shifts</b>	Shift Left	R	SLL{W D} rd,rs1,rs2		
	Shift Left Immediate	I	SLLI{W D} rd,rs1,shamt		
	Shift Right	R	SRL{W D} rd,rs1,rs2		
	Shift Right Immediate	I	SRLI{W D} rd,rs1,shamt		
	Shift Right Arithmetic	R	SRA{W D} rd,rs1,rs2		
	Shift Right Arith Imm	I	SRAI{W D} rd,rs1,shamt		
<b>Arithmetic</b>	ADD	R	ADD{W D} rd,rs1,rs2		
	ADD Immediate	I	ADDI{W D} rd,rs1,imm		
	SUBtract	R	SUB{W D} rd,rs1,rs2		
	Load Upper Imm	U	LUI rd,imm		
	Add Upper Imm to PC	U	AUIPC rd,imm		
<b>Logical</b>	XOR	R	XOR rd,rs1,rs2		
	XOR Immediate	I	XORI rd,rs1,imm		
	OR	R	OR rd,rs1,rs2		
	OR Immediate	I	ORI rd,rs1,imm		
	AND	R	AND rd,rs1,rs2		
	AND Immediate	I	ANDI rd,rs1,imm		
<b>Compare</b>	Set <	R	SLT rd,rs1,rs2		
	Set < Immediate	I	SLTI rd,rs1,imm		
	Set < Unsigned	R	SLTU rd,rs1,rs2		
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm		
<b>Branches</b>	Branch =	SB	BEQ rs1,rs2,imm		
	Branch ≠	SB	BNE rs1,rs2,imm		
	Branch <	SB	BLT rs1,rs2,imm		
	Branch ≥	SB	BGE rs1,rs2,imm		
	Branch < Unsigned	SB	BLTU rs1,rs2,imm		
	Branch ≥ Unsigned	SB	BGEU rs1,rs2,imm		
<b>Jump &amp; Link</b>	J&L	UJ	JAL rd,imm		
	Jump & Link Register	I	JALR rd,rs1,imm		
<b>Synch</b>	Synch thread	I	FENCE		
	Synch Instr & Data	I	FENCE.I		
<b>System</b>	System CALL	I	SCALL		
	System BREAK	I	SBREAK		
<b>Counters</b>	Read CYCLE	I	RDCYCLE rd		
	Read CYCLE upper Half	I	RDCYCLESH rd		
	Read TIME	I	RDTIME rd		
	Read TIME upper Half	I	RDTIMEH rd		
	Read INSTR RETired	I	RDINSTRRET rd		
	Read INSTR upper Half	I	RDINSTRTH rd		

+14  
Privileged

+ 8 for M

+ 11 for A

32-bit Instruction Formats



②

③ RISC-V Reference Card ④

+ 34  
for F, D, Q

+ 46 for C



# RV32I / RV64I / RV128I + M, A, F, D, Q, C



① Base Integer Instructions (32 64 128)										② RV Privileged Instructions (32 64 128)										③ 3 Optional FP Extensions: RV32{F D Q} (HP/SP,DP,QP)										④ RISC-V Reference Card									
Category	Name	Fmt	RV{32 64 128}I	Base	Category	Name	Fmt	RV mnemonic		Category	Name	Fmt	RV{F D Q}	(HP/SP,DP,QP)		Category	Name	Fmt	RVC																				
<b>Loads</b>	Load Byte	I	LB		rd,rs1,imm					<b>Load</b>	Load	I	FL{W,D,Q}		rd,rs1,imm		<b>Loads</b>	Load Word	CL	C.LW	rd',rs1',imm																		
	Load Halfword	I	LH		rd,rs1,imm					<b>Store</b>	Store	S	FS{W,D,Q}		rs1,rs2,imm			Load Word SP	CI	C.LWSP	rd,imm																		
	Load Word	I	L{W D Q}		rd,rs1,imm					<b>Arithmetic</b>	ADD	R	FADD.{S D Q}		rd,rs1,rs2			Load Double	CL	C.LD	rd',rs1',imm																		
	Load Byte Unsigned	I	LBU		rd,rs1,imm					SUBtract	R	FSUB.{S D Q}		rd,rs1,rs2			Load Double SP	CI	C.LWSP	rd,imm																			
	Load Half Unsigned	I	L{H W D U}		rd,rs1,imm					MULTiply	R	FMUL.{S D Q}		rd,rs1,rs2			Load Quad	CL	C.LQ	rd',rs1',imm																			
<b>Stores</b>	Store Byte	S	SB		rs1,rs2,imm					DIVide	R	FDIV.{S D Q}		rd,rs1,rs2			Load Quad SP	CI	C.LQSP	rd,imm																			
	Store Halfword	S	SH		rs1,rs2,imm					SQuare Root	R	FSQRT.{S D Q}		rd,rs1			Load Byte Unsigned	CL	C.LBU	rd',rs1',imm																			
	Store Word	S	S{W D Q}		rs1,rs2,imm					<b>Mul-Add</b>	Multiply-ADD	R	FMADD.{S D Q}		rd,rs1,rs2,rs3			Float Load Word	CL	C.FLW	rd',rs1',imm																		
<b>Shifts</b>	Shift Left	R	SLL{W D}		rd,rs1,rs2					Multiply-SUBtract	R	FMSUB.{S D Q}		rd,rs1,rs2,rs3			Float Load Double	CL	C.FLD	rd',rs1',imm																			
	Shift Left Immediate	I	SLLI{W D}		rd,rs1,shamt					Negative Multiply-SUBtract	R	FMNSUB.{S D Q}		rd,rs1,rs2,rs3			Float Load Word SP	CI	C.FLWSP	rd,imm																			
	Shift Right	R	SRL{W D}		rd,rs1,rs2					Negative Multiply-ADD	R	FMNADD.{S D Q}		rd,rs1,rs2,rs3			Float Load Double SP	CI	C.FLDSP	rd,imm																			
	Shift Right Immediate	I	SRLI{W D}		rd,rs1,shamt					<b>Sign Inject</b>	SIGN source	R	FSGNJ.{S D Q}		rd,rs1,rs2			<b>Stores</b>	Store Word	CS	C.SW	rs1',rs2',imm																	
	Shift Right Arithmetic	R	SRA{W D}		rd,rs1,rs2					Negative SIGN source	R	FSGNJN.{S D Q}		rd,rs1,rs2			Store Word SP	CS	C.SWSP	rs2,imm																			
	Shift Right Arith Imm	I	SRAI{W D}		rd,rs1,shamt					Xor SiGN source	R	FSGNJX.{S D Q}		rd,rs1,rs2			Store Double	CS	C.SD	rs1',rs2',imm																			
<b>Arithmetic</b>	ADD	R	ADD{W D}		rd,rs1,rs2					<b>Min/Max</b>	MINimum	R	FMIN.{S D Q}		rd,rs1,rs2			Store Double SP	CS	C.SDSP	rs2,imm																		
	ADD Immediate	I	ADDI{W D}		rd,rs1,imm					MAXimum	R	FMAX.{S D Q}		rd,rs1,rs2			Store Quad	CS	C.SQ	rs1',rs2',imm																			
	SUBtract	R	SUB{W D}		rd,rs1,rs2					<b>Compare</b>	Compare Float	R	FEQ.{S D Q}		rd,rs1,rs2			Store Quad SP	CS	C.SQSP	rs2,imm																		
	Load Upper Imm	U	LUI		rd,imm					Compare Float <	R	FLT.{S D Q}		rd,rs1,rs2			Float Store Word	CS	C.FSW	rd',rs1',imm																			
	Add Upper Imm to PC	U	AUIPC		rd,imm					Compare Float ≤	R	FLE.{S D Q}		rd,rs1,rs2			Float Store Double	CS	C.FSD	rd',rs1',imm																			
<b>Logical</b>	XOR	R	XOR		rd,rs1,rs2					<b>Categorize</b>	Classify Type	R	FCLASS.{S D Q}		rd,rs1			Float Store Word SP	CS	C.FFWSP	rd,imm																		
	XOR Immediate	I	XORI		rd,rs1,imm					<b>Move</b>	Move from Integer	R	FMV.S.X		rd,rs1			Float Store Double SP	CS	C.FSDSP	rd,imm																		
	OR	R	OR		rd,rs1,rs2					Move to Integer	R	FMV.X.S		rd,rs1			<b>Arithmetic</b>	ADD	CR	C.ADD	rd,rs1																		
	OR Immediate	I	ORI		rd,rs1,imm						ADD Word	R	ADD.{W D Q}		rd',rs2'			ADD Word Imm	CI	C.ADDW	rd',rs2'																		
	AND	R	AND		rd,rs1,rs2						ADD Word Imm	R	ADDI.{W D Q}		rd,imm			ADD SP Imm * 16	CI	C.ADDI16SP	x0,imm																		
	AND Immediate	I	ANDI		rd,rs1,imm						ADD SP Imm * 4	CIW	ADDI4SPN		rd',imm			ADD SP Imm * 4	CIW	C.ADDI4SPN	rd',imm																		
<b>Compare</b>	Set <	R	SLT		rd,rs1,rs2						Load Immediate	CI	C.LI		rd,imm			Load Immediate	CI	C.LI	rd,imm																		
	Set < Immediate	I	SLTI		rd,rs1,imm						Load Upper Imm	CI	C.LUI		rd,imm			Load Upper Imm	CI	C.LUI	rd,imm																		
	Set < Unsigned	R	SLTU		rd,rs1,rs2						MoVe	CR	C.MV		rd,rs1			MoVe	CR	C.MV	rd,rs1																		
	Set < Imm Unsigned	I	SLTIU		rd,rs1,imm						SUB	CR	C.SUB		rd',rs2'			SUB	CR	C.SUB	rd',rs2'																		
<b>Branches</b>	Branch =	SB	BEQ		rs1,rs2,imm						SUB Word	CR	C.SUBW		rd',rs2'			<b>Logical</b>	XOR	CS	C.XOR	rd',rs2'																	
	Branch ≠	SB	BNE		rs1,rs2,imm						Logical	OR	CS	C.OR	rd',rs2'			OR	CS	C.OR	rd',rs2'																		
	Branch <	SB	BLT		rs1,rs2,imm						AND	CS	C.AND		rd',rs2'			AND	CS	C.AND	rd',rs2'																		
	Branch ≥	SB	BGE		rs1,rs2,imm						AND Immediate	CB	C.ANDI		rd',rs2'			AND Immediate	CB	C.ANDI	rd',rs2'																		
	Branch < Unsigned	SB	BLTU		rs1,rs2,imm						<b>Shifts</b>	Shift Left Imm	CI	C.SLLI		rd,imm			Shift Left Imm	CI	C.SLLI	rd,imm																	
	Branch ≥ Unsigned	SB	BGEU		rs1,rs2,imm						Shift Right Immediate	CB	C.SRLI		rd',imm			Shift Right Immediate	CB	C.SRLI	rd',imm																		
<b>Jump &amp; Link</b>	J&L	UJ	JAL		rd,imm						Shift Right Arith Imm	CB	C.SRAI		rd',imm			Shift Right Arith Imm	CB	C.SRAI	rd',imm																		
	Jump & Link Register	I	JALR		rd,rs1,imm						<b>Branches</b>	Branch=0	CB	C.BEQZ		rs1',imm			Branch=0	CB	C.BEQZ	rs1',imm																	
<b>Synch</b>	Synch thread	I	FENCE								Branch=+0	CB	C.BNEZ		rs1',imm			Branch=+0	CB	C.BNEZ	rs1',imm																		
	Synch Instr & Data	I	FENCE.I								<b>Jump</b>	Jump	CJ	C.J	imm			Jump	CR	C.JR	rd,rs1																		
<b>System</b>	System CALL	I	SCALL								Jump Register	CR	C.JR		rd,rs1			Jump Register	CR	C.JR	rd,rs1																		
	System BREAK	I	SBREAK								<b>Jump &amp; Link</b>	J&L	CJ	C.JAL	imm			Jump & Link Register	CR	C.JALR	rs1																		
<b>Counters</b>	Read CYCLE	I	RDCYCLE		rd						<b>System</b>	Env. BREAK	CI	C.EBREAK				System	Env. BREAK	CI	C.EBREAK																		
	ReaD CYCLE upper Half	I	RDCYCLEH		rd																																		
	ReaD TIME	I	RDTIME		rd																																		
	ReaD TIME upper Half	I	RDTIMEH		rd																																		
	ReaD INSTR RETired	I	RDINSTRET		rd																																		
	ReaD INSTR upper Half	I	RDINSTRETH		rd																																		

16-bit (RVC) and 32-bit Instruction Formats

CI	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	funct4	rd/rs1	rs2	op
CSS		funct3	imm	rd/rs1	imm
CIW		funct3	imm	rs2	op
CL		funct3	imm	rd'/op	op
CS		funct3	imm	rs1'/imm	op
CB		funct3	offset	rs1'/offset	op
CJ		funct3		jump target	op

R	31 30 25 24 21 20 19 15 14 12 11 8 7 6 0	funct7	rs2	rs1	funct3	rd	opcode
I		imm[11:0]		rs1	funct3	rd	opcode
S		imm[11:5]	rs2				
SB		imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:0] opcode
U		imm[11]		imm[31:12]		rd	opcode
UJ		imm[20]	imm[10:1]	imm[11]	imm[19:12]	rd	opcode



64{F|D|Q}/  
128{F|D|Q}



# RV32I / RV64I / RV128I + M, A, F, D, Q, C

# RISC-V “Green Card”

# RISC-V in Education, new books!





# RISC-V Foundation – 350 Members



- In August 2015, articles of incorporation were filed to create a non-profit RISC-V Foundation to govern the ISA
  - Rick O'Connor Co-Founder and Executive Director until May 2019
- RISC-V Foundation looks after the ISA specification, not implementations
- The OpenHW Group is a member of the RISC-V Foundation

The screenshot shows the RISC-V Foundation's website with a dark blue header. The top navigation bar includes links for 'ABOUT', 'MEMBERSHIP', 'SPECS & SUPPORT', 'CORES & TOOLS', 'NEWS', 'EVENTS', and a search icon. Below the header, a sub-navigation bar shows the current page as 'Members at a Glance'. The main content area features a heading 'Members at a Glance' and a paragraph about the foundation's mission to build an open, collaborative community of software and hardware innovators. Below this, there is a section titled 'Platinum Members' featuring logos and names of ten founding platinum members: Alibaba Group, Bluespec, Cortus, Huami, Microchip Technology, Antmicro, Google, Berkeley Architecture Research, and Micron Technology.

Founded in 2015, the RISC-V Foundation comprises more than 325 member organizations building the first open, collaborative community of software and hardware innovators powering innovation at the edge forward. Through various events and the Foundation's Workshops, the RISC-V Foundation is changing the way the industry works together and collaborates – creating a new kind of open hardware and software ecosystem. Become a member today and help pioneer the industry's future de facto ISA for design innovation

## Platinum Members

<b>Alibaba Group</b> PLATINUM	<b>Antmicro</b> FOUNDING PLATINUM	<b>Berkeley Architecture Research</b> FOUNDING PLATINUM
<b>Bluespec</b> FOUNDING PLATINUM	<b>Cortus</b> FOUNDING PLATINUM	<b>Google</b> FOUNDING PLATINUM
<b>Huami</b> PLATINUM	<b>Microchip Technology</b> FOUNDING PLATINUM	<b>Micron Technology</b> PLATINUM

# Outline



- RISC-V Introduction
  - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source HW
- OpenHW Group & CORE-V Family
- OpenHW Group Structure
  - Working Groups & Task Groups
- Summary

# SoC Development Cost Drivers



- Software, RTL design, Verification and Physical design account for ~90% of overall SoC development costs
- For highly differentiated IP blocks and functions, this investment is warranted
- For general purpose CPU cores an effective open-source model can drive down these development costs and increase re-use across the industry




Image Source: [Arm Ecosystem Blog](#)

# What problem are we trying to solve?



## Barriers to adoption of open-source cores

- IP quality
  - harness community best-in-class design and verification methods and contributions
- Ecosystem
  - ensure availability of IDE, RTOS / OS ports, physical design etc. and create a roadmap of cores covering a range of PPA metrics
- Permissive use
  - permissive open-source licensing and processes to minimize business and legal risks

# RISC-V ISA Brings Open Source Paradigm to CPU Design



- The free and open RISC-V ISA unleashes a new frontier of processor design and innovation
- How many open source processor implementations do we need as an industry?
  - Open cores are great from a pedagogical teaching perspective, but how many is too many for widespread industry adoption?
- How does the industry, ecosystem, community organize to ensure open core success?
  - How do we establish critical mass around a handful of open cores?

# Many RISC-V Open Source Cores... ...and counting....

(source: riscv.org)



Name	Maintainer	Links	User spec	License
rocket	SiFive, UCB Bar	<a href="#">GitHub</a>	2.3-draft	BSD
freedom	SiFive	<a href="#">GitHub</a>	2.3-draft	BSD
Berkeley Out-of-Order Machine (BOOM)	Esperanto, UCB Bar	<a href="#">GitHub</a>	2.3-draft	BSD
ORCA	VectorBlox	<a href="#">GitHub</a>	RV32IM	BSD
RI5CY	ETH Zurich, Università di Bologna	<a href="#">GitHub</a>	RV32IMC	Solderpad Hardware License v. 0.51
Zero-riscy	ETH Zurich, Università di Bologna	<a href="#">GitHub</a>	RV32IMC	Solderpad Hardware License v. 0.51
Ariane	ETH Zurich, Università di Bologna	<a href="#">Website</a> , <a href="#">GitHub</a>	RV64GC	Solderpad Hardware License v. 0.51
Riscy Processors	MIT CSAIL CSG	<a href="#">Website</a> , <a href="#">GitHub</a>		MIT
RiscyOO	MIT CSAIL CSG	<a href="#">GitHub</a>	RV64IMAFD	MIT
Lizard	Cornell CSL BRG	<a href="#">GitHub</a>	RV64IM	BSD

Name	Maintainer	Links	User spec	License
Minerva	LambdaConcept	<a href="#">GitHub</a>	RV32I	BSD
OPenV/mriscv	OnChipUIS	<a href="#">GitHub</a>	RV32I(?)	MIT
VexRiscv	SpinalHDL	<a href="#">GitHub</a>	RV32I[M][C]	MIT
Roa Logic RV12	Roa Logic	<a href="#">GitHub</a>	2.1	Non-Commercial License
SCR1	Syntacore	<a href="#">GitHub</a>	2.2, RV32I/E[MC]	Solderpad Hardware License v. 0.51
Hummingbird E200	Bob Hu	<a href="#">GitHub</a>	2.2, RV32IMAC	Apache 2.0
Shakti	IIT Madras	<a href="#">Website</a> , <a href="#">GitLab</a>	2.2, RV64IMAFDC	BSD
ReonV	Lucas Castro	<a href="#">GitHub</a>		GPL v3
PicoRV32	Clifford Wolf	<a href="#">GitHub</a>	RV32I/E[MC]	ISC
MR1	Tom Verbeure	<a href="#">GitHub</a>	RV32I	Unlicense
SERV	Olof Kindgren	<a href="#">GitHub</a>	RV32I	ISC
SweRV EH1	Western Digital Corporation	<a href="#">GitHub</a>	RV32IMC	Apache 2.0
Reve-R	Gavin Stark	<a href="#">GitHub</a>	RV32IMAC	Apache 2.0

# Outline



- RISC-V Introduction
  - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source HW
- OpenHW Group & CORE-V Family
- OpenHW Group Structure
  - Working Groups & Task Groups
- Summary



- **OpenHW Group** is a not-for-profit, global organization driven by its members and individual contributors where HW and SW designers collaborate in the development of open-source cores, related IP, tools and SW such as the **CORE-V Family** of cores. OpenHW provides an infrastructure for hosting high quality open-source HW developments in line with industry best practices.



Open Source Developer Forum Sponsors

18 September 2019

20



# CORE-V™ Family of RISC-V Cores



- Initial contribution of open source RISC-V cores from [ETH Zurich PULP Platform](#)
  - Very popular, industry adopted cores
- OpenHW Group becomes the official committer for these repositories

**ETH zürich**  
Integrated Systems Laboratory


 **PULP**  
Parallel Ultra Low Power



**CORE-V™ RISC-V®**

Core	Bits/Stages	Description
<a href="#">RI5CY</a>	32bit / 4-stage	A 4-stage core that implements, the RV32-IMC, has an optional 32-bit FPU supporting the F extension and instruction set extensions for DSP operations, including hardware loops, SIMD extensions, bit manipulation and post-increment instructions.
<a href="#">Ariane</a>	64bit / 6-stage	A 6-stage, single issue, in-order CPU implementing RV64IMCD extensions with three privilege levels M, S, U to fully support a Unix-like (Linux, BSD, etc.) operating system. It has configurable size, separate TLBs, a hardware PTW and branch-prediction (branch target buffer, branch history table and a return address stack).

- Why does NXP participate in the OpenHW Group?
  - Facilitates rapid innovation
  - Research and education collaboration with world class universities such as ETH Zurich
  - Accelerates ecosystem expansion and support
  - Successful adoption of PULP technology for Vega program and internal development
  - “Community” as well as “Commercial” distros (to use a Linux analogy) lead to a robust ecosystem



**VEGA**<sup>\*</sup>




**PULP**  
Parallel Ultra Low Power

[www.open-isa.org](http://www.open-isa.org)

# CORE-V based NXP VEGA Board



- Main applications running on CORE-V (RI5CY) core
- Zephyr, Micropython + drivers, all upstreamed and available on Github



# Outline



- RISC-V Introduction
  - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source HW
- OpenHW Group & CORE-V Family
- OpenHW Group Structure
  - Working Groups & Task Groups
- Summary

# OpenHW Group Board of Directors



Five member board of directors

- Initial BoD appointed with staggered term
- Replacements elected by membership

- Rob Oshana, NXP (Chairman)
- Charlie Hauck, Bluespec (Treasurer)
- Alessandro Piovaccari, Silicon Labs
- Xiaoning Qi, Alibaba Group
- Rick O'Connor, OpenHW Group



# OpenHW Group founding principles



- All OpenHW Group IP shall remain open source, license-free and available to all parties
- All OpenHW Group trademarks and certification marks are freely available to all parties for cores used in non-commercial offerings
- OpenHW Group membership is required to license trademarks and certification marks for cores used in commercial offerings
  - Marks, such as CORE-V, signify that cores have been validated including passing compliance tests

# OpenHW Group purpose



- Official source for a specific roadmap of open-source processor cores
  - Maintain online source repositories and documentation
  - Promote adoption through online and live events
- Responsible for sustaining, evolving and open-source licensing of processor cores and hardware/software ecosystem
  - Responsive to changes in technology and needs of the user community
- Manage licensing of trademarks / certification marks decides whether a project or product can use the marks

# OpenHW Group structure



- On behalf of the membership, Board of Directors responsible for fulfilling the organization's purpose
- Board appoints Chairs of working groups and has final approval of working group recommendations
  - Technical Working Group and Marketing Working Group will be standing working groups
- All working group participants must be organization members
- WG Chairs report to the Board
- WGs are subject to termination if not making satisfactory progress

# Working Groups & Task Groups



- Board appoints Chairs of ad-hoc working groups and has final approval of working group recommendations
  - Technical Working Group and Marketing Working Group will be standing working groups
- Technical Working Group
  - Cores Task Group
  - Verification Task Group
  - Platform Task Group
- Marketing Working Group
  - Content Task Group
  - Events Task Group

# OpenHW Group Status



- Legally registered open source, not-for-profit corporation
  - International footprint with developers in North America, Europe and Asia
- OpenHW Group & CORE-V Family launched June 6<sup>th</sup>, 2019
  - Visit [www.openhwgroup.org](http://www.openhwgroup.org) for further details
- Follow us on Social media
  - Twitter [@openhwgroup](https://twitter.com/openhwgroup)
  - [LinkedIn OpenHW Group](https://www.linkedin.com/company/openhw-group/)
- Strong supporting testimonials from 20 sponsors & partners
- Join us to influence how this important open source hardware initiative takes shape



1. Strong support from industry, academia and individual contributors
2. Proven RTL core designs, processor sub-system IP blocks, verification test bench, and reference designs
3. Industry proven IDEs, a wide range of RTOS/OS ports and extensive libraries to build necessary software stacks
4. Validated EDA tool flows and proven PPA characteristics
5. International footprint with developers in North America, Europe and Asia