

### OVP Guide to Using Processor Models

# Model specific information for OpenHwGroup\_CV64A6

Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com



| Author   | Imperas Software Limited                                    |
|----------|---|
| Version  | 20220527.0  |
| Filename | OVP_Model_Specific_Information_openhwgroup_riscv_CV64A6.pdf |
| Created  | 27 May 2022   |
| Status   | OVP Standard Release  |

### Copyright Notice

Copyright (c) 2022 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

### Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

# Contents

| 1 | Ove | erview 1                            |
|---|-----|-------------------------------------|
|   | 1.1 | Description                         |
|   | 1.2 | Licensing                           |
|   | 1.3 | Extensions                          |
|   |     | 1.3.1 Extensions Enabled by Default |
|   | 1.4 | General Features                    |
|   |     | 1.4.1 mtvec CSR                     |
|   |     | 1.4.2 stvec CSR                     |
|   |     | 1.4.3 Reset                         |
|   |     | 1.4.4 NMI                           |
|   |     | 1.4.5 WFI                           |
|   |     | 1.4.6 cycle CSR                     |
|   |     | 1.4.7 time CSR                      |
|   |     | 1.4.8 instret CSR                   |
|   |     | 1.4.9 hpmcounter CSRs               |
|   |     | 1.4.10 Virtual Memory               |
|   |     | 1.4.11 Unaligned Accesses           |
|   |     | 1.4.12 PMP                          |
|   |     | 1.4.13 LR/SC Granule                |
|   | 1.5 | Compressed Extension                |
|   | 1.6 | Privileged Architecture             |
|   |     | 1.6.1 Legacy Version 1.10           |
|   |     | 1.6.2 Version 20190608              |
|   |     | 1.6.3 Version 20211203              |
|   |     | 1.6.4 Version 1.12                  |
|   |     | 1.6.5 Version master                |
|   | 1.7 | Unprivileged Architecture           |
|   |     | 1.7.1 Legacy Version 2.2            |
|   |     | 1.7.2 Version 20191213              |
|   | 1.8 | Other Extensions                    |
|   | 2.0 | 1.8.1 Zmmul                         |
|   |     | 1.8.2 Zicsr                         |
|   |     | 1.8.3 Zifencei                      |
|   |     | 1.8.4 Zicbom                        |
|   |     | 1.8.5 Zicbop                        |
|   |     | 1.8.6 Zicboz                        |
|   |     | 1.8.7 Sympot                        |

|                       |   | 1.8.8  | vpbmt   | 8   |
|-----------------------|---|--|---|---|
|                       |   | 1.8.9 S  | vinval  | 8   |
|                       |   | 1.8.10 \$  | mstateen  | 8   |
|                       | 1.9   | CLIC   |   | 8   |
|                       | 1.10  |  | served/Store-Conditional Locking  | 9   |
|                       |   |  | tomic Operation Indication  | 9   |
|                       |   |  | S   | 10  |
|                       |   |  |   | 10  |
|                       | 1.13  |  | ode   |   |
|                       |   |  | ebug State Entry  | 11  |
|                       |   |  | ebug State Exit   | 11  |
|                       |   |  | ebug Registers  | 12  |
|                       |   | 1.13.4 I   | ebug Mode Execution   | 12  |
|                       |   | 1.13.5 I   | ebug Single Step  | 12  |
|                       |   | 1.13.6 I   | ebug Event Priorities   | 12  |
|                       |   |  | ebug Ports  | 13  |
|                       | 1 14  |  | ask   | 13  |
|                       |   |  | on Support  | 13  |
|                       | 1.10  |  | SR Register External Implementation   | 13  |
|                       |   |  |   | $\frac{13}{13}$   |
|                       |   |  | R/SC Active Address   |   |
|                       |   |  | age Table Walk Introspection  | 13  |
|                       |   |  | ns  | 14  |
|                       |   |  | on  | 14  |
|                       | 1.18  | Reference  | es  | 15  |
|                       | 0   |  |   | 16  |
|                       | One   | nhworo   | p-Specific Extensions   | In  |
| 2                     |   | _  |   |   |
| 4                     | $2.\overline{1}$  | PULP_X   | PULP Extension Status   | 16  |
| 4                     | 2.1<br>2.2  | PULP_X<br>PMA Ex   | PULP Extension Status   | 16<br>16  |
| 4                     | $2.\overline{1}$  | PULP_X<br>PMA Ex   | PULP Extension Status   | 16  |
| 4                     | 2.1<br>2.2  | PULP D<br>PMA Ex<br>Custom   | PULP Extension Status   | 16<br>16<br>16  |
|                       | 2.1<br>2.2<br>2.3<br>2.4  | PULP D<br>PMA Ex<br>Custom<br>Secure I   | PULP Extension Status   | 16<br>16<br>16<br>17  |
| 3                     | 2.1<br>2.2<br>2.3<br>2.4<br>Con   | PULP D<br>PMA Ex<br>Custom<br>Secure I   | PULP Extension Status   | 16<br>16<br>16<br>17<br>18  |
|                       | 2.1<br>2.2<br>2.3<br>2.4<br>Con   | PULP D<br>PMA Ex<br>Custom<br>Secure I   | PULP Extension Status   | 16<br>16<br>16<br>17<br>18  |
|                       | 2.1<br>2.2<br>2.3<br>2.4<br>Con   | PULP_X<br>PMA Ex<br>Custom<br>Secure I<br>dfiguration  | PULP Extension Status   | 16<br>16<br>16<br>17<br><b>18</b><br>18   |
|                       | 2.1<br>2.2<br>2.3<br>2.4<br>Con<br>3.1  | PULP_X<br>PMA Ex<br>Custom<br>Secure I<br>diguration<br>Location<br>GDB Pa   | PULP Extension Status   | 16<br>16<br>16<br>17<br><b>18</b><br>18   |
|                       | 2.1<br>2.2<br>2.3<br>2.4<br>Con<br>3.1<br>3.2   | PULP_X<br>PMA Ex<br>Custom<br>Secure I<br>diguration<br>Location<br>GDB Pa<br>Semi-Ho  | PULP Extension Status tension Status Bus Fault Extension Status xceptions Status  n th  | 16<br>16<br>16<br>17<br><b>18</b><br>18<br>18   |
|                       | 2.1<br>2.2<br>2.3<br>2.4<br>Con<br>3.1<br>3.2<br>3.3<br>3.4                             | PULP 2<br>PMA Ex<br>Custom<br>Secure I<br>figuration<br>Location<br>GDB Pa<br>Semi-Ho<br>Processo  | PULP Extension Status tension Status Bus Fault Extension Status xceptions Status  n th  | 16<br>16<br>17<br><b>18</b><br>18<br>18<br>18   |
|                       | 2.1<br>2.2<br>2.3<br>2.4<br>Con<br>3.1<br>3.2<br>3.3<br>3.4<br>3.5                      | PULP 2 PMA Extra Custom Secure Infiguration Location GDB Particles Semi-Horizontal   | PULP Extension Status tension Status Bus Fault Extension Status xceptions Status  n th  | 16<br>16<br>16<br>17<br><b>18</b><br>18<br>18<br>18                                       |
|                       | 2.1<br>2.2<br>2.3<br>2.4<br>Con<br>3.1<br>3.2<br>3.3<br>3.4                             | PULP 2 PMA Extra Custom Secure Infiguration Location GDB Particles Semi-Horizontal   | PULP Extension Status tension Status Bus Fault Extension Status xceptions Status  n th  | 16<br>16<br>17<br><b>18</b><br>18<br>18<br>18   |
|                       | 2.1<br>2.2<br>2.3<br>2.4<br><b>Con</b><br>3.1<br>3.2<br>3.3<br>3.4<br>3.5<br>3.6        | PULP 2<br>PMA Ex<br>Custom<br>Secure I<br>diguration<br>Location<br>GDB Pa<br>Semi-Ho<br>Processo<br>Quantum<br>Processo                                 | PULP Extension Status tension Status Bus Fault Extension Status xceptions Status  n th  | 16<br>16<br>16<br>17<br><b>18</b><br>18<br>18<br>18<br>18                                 |
| 3                     | 2.1<br>2.2<br>2.3<br>2.4<br><b>Con</b><br>3.1<br>3.2<br>3.3<br>3.4<br>3.5<br>3.6        | PULP 2<br>PMA Ex<br>Custom<br>Secure I<br>diguration<br>Location<br>GDB Pa<br>Semi-Ho<br>Processo<br>Quantum<br>Processo                                 | PULP Extension Status tension Status Bus Fault Extension Status xceptions Status  n th  | 16<br>16<br>16<br>17<br><b>18</b><br>18<br>18<br>18                                       |
| 3                     | 2.1<br>2.2<br>2.3<br>2.4<br>Con<br>3.1<br>3.2<br>3.3<br>3.4<br>3.5<br>3.6<br>All        | PULP 2<br>PMA Ex<br>Custom<br>Secure I<br>diguration<br>Location<br>GDB Pa<br>Semi-Ho<br>Processo<br>Quantum<br>Processo                                 | PULP Extension Status tension Status Bus Fault Extension Status xceptions Status  n th th Et Library The Endian-ness The Endian-ness The Endian Support The ELF code  in this model | 16<br>16<br>16<br>17<br><b>18</b><br>18<br>18<br>18<br>18                                 |
| 3                     | 2.1<br>2.2<br>2.3<br>2.4<br>Con<br>3.1<br>3.2<br>3.3<br>3.4<br>3.5<br>3.6<br>All<br>Bus | PULP 2 PMA Ex Custom Secure I figuration Location GDB Pa Semi-Ho Processo Quantum Processo Variants  | PULP Extension Status tension Status Bus Fault Extension Status xceptions Status  n th th th this model Putp Extension Status  respectively.  | 16<br>16<br>16<br>17<br><b>18</b><br>18<br>18<br>18<br>18<br>19                           |
| 3<br>4<br>5<br>6      | 2.1<br>2.2<br>2.3<br>2.4<br>Con<br>3.1<br>3.2<br>3.3<br>3.4<br>3.5<br>3.6<br>All<br>Bus | PULP 2 PMA Ex PMA Ex Custom Secure I  diguration Location GDB Pa Semi-Ho Processo Quantum Processo Variants Master Slave F                               | PULP Extension Status tension Status Bus Fault Extension Status xceptions Status  n th th th this model Putp Extension Status  respectively.  | 16<br>16<br>16<br>17<br><b>18</b><br>18<br>18<br>18<br>18<br>19<br><b>20</b><br><b>21</b> |
| 3<br>4<br>5<br>6<br>7 | 2.1 2.2 2.3 2.4 Con 3.1 3.2 3.3 3.4 3.5 3.6 All Bus Bus Net                             | PULP_X<br>PMA Ex<br>Custom<br>Secure I<br>diguration<br>GDB Pate Semi-Hot<br>Processor<br>Quantum<br>Processor<br>Variants<br>Master<br>Slave I<br>Ports | PULP Extension Status tension Status Bus Fault Extension Status xceptions Status  n th th th this model Putp Extension Status  respectively.  | 16<br>16<br>16<br>17<br>18<br>18<br>18<br>18<br>18<br>19<br>20<br>21                      |
| 3<br>4<br>5<br>6      | 2.1 2.2 2.3 2.4 Con 3.1 3.2 3.3 3.4 3.5 3.6 All Bus Bus Net                             | PULP 2 PMA Ex PMA Ex Custom Secure I  diguration Location GDB Pa Semi-Ho Processo Quantum Processo Variants Master Slave F                               | PULP Extension Status tension Status Bus Fault Extension Status xceptions Status  n th th th this model Putp Extension Status  respectively.  | 16<br>16<br>16<br>17<br><b>18</b><br>18<br>18<br>18<br>18<br>19<br><b>20</b><br><b>21</b> |

### $Imperas\ OVP\ Fast\ Processor\ Model\ Documentation\ for\ OpenHwGroup\_CV64A6$

| 9    | .1         | Extens                              | sion Parameters               | 27             |
|------|------------|-------------------------------------|-------------------------------|----------------|
| 9    | .2         | Param                               | neters with enumerated types  | 27             |
|      |            | 9.2.1                               | Parameter user_version        | 27             |
|      |            | 9.2.2                               | Parameter priv_version        | 27             |
|      |            | 9.2.3                               | Parameter compress_version    | 27             |
|      |            | 9.2.4                               | Parameter rnmi_version        | 27             |
|      |            | 9.2.5                               | Parameter debug_mode          | 27             |
|      |            | 9.2.6                               | Parameter Zcea_version        | 28             |
|      |            | 9.2.7                               | Parameter Zceb_version        | 28             |
|      |            | 9.2.8                               | Parameter Zcee_version        | 28             |
| 9    | .3         | Param                               | neter values                  | 28             |
| 10 F | Zxec       | cution                              | a Modes                       | <b>32</b>      |
|      |            |                                     |                               |                |
| 11 E | Exce       | eption                              | us                            | 33             |
|      |            |                                     |                               | 34             |
| 1    | 2.1        | Level                               | 1: Hart                       | 34             |
| 13 N | <b>Mod</b> | lel Co                              | ommands                       | 35             |
| 1    | 3.1        | Level                               | 1: Hart                       | 35             |
|      |            | 13.1.1                              | debugflags                    | 35             |
|      |            | 13.1.2                              | dumpTLB                       | 35             |
|      |            |                                     | 13.1.2.1 Argument description | 35             |
|      |            | 13.1.3                              | getCSRIndex                   | 35             |
|      |            |                                     | isync                         | 35             |
|      |            | 13.1.5                              | itrace                        | 36             |
|      |            | 13.1.6                              | listCSRs                      | 36             |
|      |            |                                     | 13.1.6.1 Argument description | 36             |
| 14 F |            | ictore                              |                               | 37             |
|      | (egi       | ioreio -                            |                               | .) (           |
|      |            |                                     |                               |                |
| 1    |            | Level                               | 1: Hart                       | 37             |
| 1    |            | Level<br>14.1.1                     | 1: Hart                       | 37<br>37       |
| 1    |            | Level<br>14.1.1<br>14.1.2           | 1: Hart                       | 37<br>37<br>38 |
| 1    |            | Level<br>14.1.1<br>14.1.2<br>14.1.3 | 1: Hart                       | 37<br>37       |

## Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

### 1.1 Description

RISC-V CV64A6 64-bit processor model

### 1.2 Licensing

This Model is released under the Open Source Apache 2.0

#### 1.3 Extensions

#### 1.3.1 Extensions Enabled by Default

The model has the following architectural extensions enabled, and the corresponding bits in the misa CSR Extensions field will be set upon reset:

misa bit 0: extension A (atomic instructions)

misa bit 2: extension C (compressed instructions)

misa bit 8: RV32I/RV64I/RV128I base integer instruction set

misa bit 12: extension M (integer multiply/divide instructions)

misa bit 18: extension S (Supervisor mode)

misa bit 20: extension U (User mode)

To specify features that can be dynamically enabled or disabled by writes to the misa register in addition to those listed above, use parameter "add\_Extensions\_mask". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension can be enabled or disabled by writes to the misa register, if supported on this variant. Parameter "sub\_Extensions\_mask" can be used to disable dynamic update of features in the same way.

Legacy parameter "misa\_Extensions\_mask" can also be used. This Uns32-valued parameter specifies all writable bits in the misa Extensions field, replacing any permitted bits defined in the base variant.

Note that any features that are indicated as present in the misa mask but absent in the misa will be ignored. See the next section.

#### 1.4 General Features

#### 1.4.1 mtvec CSR

On this variant, the Machine trap-vector base-address register (mtvec) is writable. It can instead be configured as read-only using parameter "mtvec\_is\_ro".

Values written to "mtvec" are masked using the value 0xffffffffffff. A different mask of writable bits may be specified using parameter "mtvec\_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec\_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec\_align" defaults to 0, implying no alignment constraint.

If parameter "mtvec\_sext" is True, values written to "mtvec" are sign-extended from the most-significant writable bit. In this variant, "mtvec\_sext" is False, indicating that "mtvec" is not sign-extended.

The initial value of "mtvec" is 0x0. A different value may be specified using parameter "mtvec" if required.

#### 1.4.2 styec CSR

Values written to "stvec" are masked using the value 0xfffffffffffff. A different mask of writable bits may be specified using parameter "stvec\_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec\_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec\_align" defaults to 0, implying no alignment constraint.

If parameter "stvec\_sext" is True, values written to "stvec" are sign-extended from the most-significant writable bit. In this variant, "stvec\_sext" is False, indicating that "stvec" is not sign-extended.

#### 1.4.3 Reset

On reset, the model will restart at address 0x0. A different reset address may be specified using parameter "reset\_address" or applied using optional input port "reset\_addr" if required.

#### 1.4.4 NMI

On an NMI, the model will restart at address 0x0; a different NMI address may be specified using parameter "nmi\_address" or applied using optional input port "nmi\_addr" if required. The cause reported on an NMI is 0x0 by default; a different cause may be specified using parameter "ecode\_nmi" or applied using optional input port "nmi\_cause" if required.

If parameter "rnmi\_version" is not "none", resumable NMIs are supported, managed by additional CSRs "mnscratch", "mnepc", "mncause" and "mnstatus", following the indicated version of the Resumable NMI extension proposal. In this variant, "rnmi\_version" is "none".

#### 1.4.5 WFI

WFI will halt the processor until an interrupt occurs. It can instead be configured as a NOP using parameter "wfi\_is\_nop". WFI timeout wait is implemented with a time limit of 0 (i.e. WFI causes an Illegal Instruction trap in Supervisor mode when mstatus.TW=1).

#### 1.4.6 cycle CSR

The "cycle" CSR is implemented in this variant. Set parameter "cycle\_undefined" to True to instead specify that "cycle" is unimplemented and reads of it should cause Illegal Instruction traps.

#### 1.4.7 time CSR

The "time" CSR is implemented in this variant. Set parameter "time\_undefined" to True to instead specify that "time" is unimplemented and reads of it should cause Illegal Instruction traps. Usually, the value of the "time" CSR should be provided by the platform - see notes below about the artifact "CSR" bus for information about how this is done.

#### 1.4.8 instret CSR

The "instret" CSR is implemented in this variant. Set parameter "instret\_undefined" to True to instead specify that "instret" is unimplemented and reads of it should cause Illegal Instruction traps.

#### 1.4.9 hpmcounter CSRs

"hpmcounter" CSRs are implemented in this variant. Set parameter "hpmcounter\_undefined" to True to instead specify that "hpmcounter" CSRs are unimplemented and reads of them should cause Illegal Instruction traps.

#### 1.4.10 Virtual Memory

This variant supports address translation modes 0 (bare), 8 (Sv39), 9 (Sv48) and 10 (Sv57). Use parameter "Sv\_modes" to specify a bit mask of different implemented modes if required; for example, setting "Sv\_modes" to (1<<0)+(1<<8) indicates that mode 0 (bare) and mode 8 (Sv39) are implemented. These indices correspond to writable values in the satp.MODE CSR field.

A 0-bit ASID is implemented. Use parameter "ASID\_bits" to specify a different implemented ASID size if required.

TLB behavior is controlled by parameter "ASIDCacheSize". If this parameter is 0, then an unlimited number of TLB entries will be maintained concurrently. If this parameter is non-zero, then only TLB entries for up to "ASIDCacheSize" different ASIDs will be maintained concurrently initially; as new ASIDs are used, TLB entries for less-recently used ASIDs are deleted, which improves model performance in some cases. If the model detects that the TLB entry cache is too small (entry ejections are very frequent), it will increase the cache size automatically. In this variant, "ASIDCacheSize" is 8.

#### 1.4.11 Unaligned Accesses

Unaligned memory accesses are not supported by this variant. Set parameter "unaligned" to "T" to enable such accesses.

Unaligned memory accesses are not supported for AMO instructions by this variant. Set parameter "unalignedAMO" to "T" to enable such accesses.

Address misaligned exceptions are higher priority than page fault or access fault exceptions on this variant. Set parameter "unaligned\_low\_pri" to "T" to specify that they are lower priority instead.

#### 1.4.12 PMP

A PMP unit is not implemented by this variant. Set parameter "PMP\_registers" to indicate that the unit should be implemented with that number of PMP entries.

Accesses to unimplemented PMP registers are write-ignored and read as zero on this variant. Set

parameter "PMP\_undefined" to True to indicate that such accesses should cause Illegal Instruction exceptions instead.

#### 1.4.13 LR/SC Granule

LR/SC instructions are implemented with a 1-byte reservation granule. A different granule size may be specified using parameter "lr\_sc\_grain".

### 1.5 Compressed Extension

Standard compressed instructions are present in this variant. Legacy compressed extension features may also be configured using parameters described below. Use parameter "commpress\_version" to enable more recent compressed extension features if required.

Parameter Zcea\_version is used to specify the version of Zcea instructions present. By default, Zcea\_version is set to "none" in this variant. Updates to this parameter require a commercial product license.

Parameter Zceb\_version is used to specify the version of Zceb instructions present. By default, Zceb\_version is set to "none" in this variant. Updates to this parameter require a commercial product license.

Parameter Zcee\_version is used to specify the version of Zcee instructions present. By default, Zcee\_version is set to "none" in this variant. Updates to this parameter require a commercial product license.

### 1.6 Privileged Architecture

This variant implements the Privileged Architecture with version specified in the References section of this document. Note that parameter "priv\_version" can be used to select the required architecture version; see the following sections for detailed information about differences between each supported version.

#### 1.6.1 Legacy Version 1.10

1.10 version of May 7 2017.

#### 1.6.2 Version 20190608

Stable 1.11 version of June 8 2019, with these changes compared to version 1.10:

- mcountinhibit CSR defined;
- pages are never executable in Supervisor mode if page table entry U bit is 1;

- mstatus.TW is writable if any lower-level privilege mode is implemented (previously, it was just if Supervisor mode was implemented);

#### 1.6.3 Version 20211203

- 1.12 draft version of December 3 2021, with these changes compared to version 20190608:
- mstatush, mseccfg, mseccfgh, menvcfg, menvcfgh, senvcfg, henvcfgh and mconfigptr CSRs defined;
- xret instructions clear mstatus.MPRV when leaving Machine mode if new mode is less privileged than M-mode;
- maximum number of PMP registers increased to 64;
- data endian is now configurable.

#### 1.6.4 Version 1.12

Official 1.12 version, identical to 20211203.

#### 1.6.5 Version master

Unstable master version, currently identical to 1.12.

### 1.7 Unprivileged Architecture

This variant implements the Unprivileged Architecture with version specified in the References section of this document. Note that parameter "user\_version" can be used to select the required architecture version; see the following sections for detailed information about differences between each supported version.

#### 1.7.1 Legacy Version 2.2

2.2 version of May 7 2017.

#### 1.7.2 Version 20191213

Stable 20191213-Base-Ratified version of December 13 2019, with these changes compared to version 2.2:

- floating point fmin/fmax instruction behavior modified to comply with IEEE 754-201x.
- numerous other optional behaviors can be separately enabled using Z-prefixed parameters.

#### 1.8 Other Extensions

Other extensions that can be configured are described in this section.

#### 1.8.1 Zmmul

Parameter "Zmmul" is 0 on this variant, meaning that all multiply and divide instructions are implemented. if "Zmmul" is set to 1 then multiply instructions are implemented but divide and remainder instructions are not implemented.

#### 1.8.2 Zicsr

Parameter "Zicsr" is 1 on this variant, meaning that standard CSRs and CSR access instructions are implemented. if "Zicsr" is set to 0 then standard CSRs and CSR access instructions are not implemented and an alternative scheme must be provided as a processor extension.

#### 1.8.3 Zifencei

Parameter "Zifencei" is 1 on this variant, meaning that the fence.i instruction is implemented (but treated as a NOP by the model). if "Zifencei" is set to 0 then the fence.i instruction is not implemented.

#### 1.8.4 **Zicbom**

Parameter "Zicbom" is 0 on this variant, meaning that code block management instructions are undefined. if "Zicbom" is set to 1 then code block management instructions cbo.clean, cbo.flush and cbo.inval are defined.

If Zicbom is present, the cache block size is given by parameter "cmomp\_bytes". The instructions may cause traps if used illegally but otherwise are NOPs in this model.

#### 1.8.5 Zicbop

Parameter "Zicbop" is 0 on this variant, meaning that prefetch instructions are undefined. if "Zicbop" is set to 1 then prefetch instructions prefetch.i, prefetch.r and prefetch.w are defined (but behave as NOPs in this model).

#### 1.8.6 Zicboz

Parameter "Zicboz" is 0 on this variant, meaning that the cbo.zero instruction is undefined. if "Zicboz" is set to 1 then the cbo.zero instruction is defined.

If Zicboz is present, the cache block size is given by parameter "cmoz\_bytes".

#### 1.8.7 Svnapot

Parameter "Svnapot\_page\_mask" is 0x0 on this variant, meaning that NAPOT Translation Contiguity is not implemented. if "Svnapot\_page\_mask" is non-zero then NAPOT Translation Contiguity is enabled for page sizes indicated by that mask value when page table entry bit 63 is set.

If Svnapot is present, "Svnapot\_page\_mask" is a mask of page sizes for which contiguous pages can be created. For example, a value of 0x10000 implies that 64KiB contiguous pages are supported.

#### 1.8.8 Sypbmt

Parameter "Svpbmt" is 0 on this variant, meaning that page-based memory types are not implemented. if "Svpbmt" is set to 1 then page-based memory types are indicated by page table entry bits 62:61.

Note that except for their effect on Page Faults, the encoded memory types do not alter the behavior of this model, which always implements strongly-ordered non-cacheable semantics.

#### 1.8.9 Svinval

Parameter "Svinval" is 0 on this variant, meaning that fine-grained address-translation cache invalidation instructions are not implemented. if "Svinval" is set to 1 then fine-grained address-translation cache invalidation instructions sinval.vma, sfence.w.inval and sfence.inval.ir are implemented.

#### 1.8.10 Smstateen

Parameter "Smstateen" is 0 on this variant, meaning that state enable CSRs are undefined. if "Smstateen" is set to 1 then state enable CSRs are defined.

Within the state enable CSRs, only bit 1 (for Zfinx), bit 57 (for xcontext CSR access), bit 62 (for xenvcfg CSR access) and bit 63 (for lower-level state enable CSR access) are currently implemented.

### 1.9 CLIC

The model can be configured to implement a Core Local Interrupt Controller (CLIC) using parameter "CLICLEVELS"; when non-zero, the CLIC is present with the specified number of interrupt levels (2-256), as described in the RISC-V Core-Local Interrupt Controller specification, and further parameters are made available to configure other aspects of the CLIC. "CLICLEVELS" is zero in this variant, indicating that a CLIC is not implemented.

### 1.10 Load-Reserved/Store-Conditional Locking

By default, LR/SC locking is implemented automatically by the model and simulator, with a reservation granule defined by the "lr\_sc\_grain" parameter. It is also possible to implement locking externally to the model in a platform component, using the "LR\_address", "SC\_address" and "SC\_valid" net ports, as described below.

The "LR\_address" output net port is written by the model with the address used by a load-reserved instruction as it executes. This port should be connected as an input to the external lock management component, which should record the address, and also that an LR/SC transaction is active.

The "SC\_address" output net port is written by the model with the address used by a store-conditional instruction as it executes. This should be connected as an input to the external lock management component, which should compare the address with the previously-recorded load-reserved address, and determine from this (and other implementation-specific constraints) whether the store should succeed. It should then immediately write the Boolean success/fail code to the "SC\_valid" input net port of the model. Finally, it should update state to indicate that an LR/SC transaction is no longer active.

It is also possible to write zero to the "SC\_valid" input net port at any time outside the context of a store-conditional instruction, which will mark any active LR/SC transaction as invalid.

Irrespective of whether LR/SC locking is implemented internally or externally, taking any exception or interrupt or executing exception-return instructions (e.g. MRET) will always mark any active LR/SC transaction as invalid.

Parameter "amo\_aborts\_lr\_sc" is used to specify whether AMO operations abort any active LR/SC pair. In this variant, "amo\_aborts\_lr\_sc" is 0.

### 1.11 Active Atomic Operation Indication

The "AMO\_active" output net port is written by the model with a code indicating any current atomic memory operation while the instruction is active. The written codes are:

0: no atomic instruction active

- 1: AMOMIN active
- 2: AMOMAX active
- 3: AMOMINU active
- 4: AMOMAXU active
- 5: AMOADD active
- 6: AMOXOR active
- 7: AMOOR active
- 8: AMOAND active

9: AMOSWAP active

10: LR active

11: SC active

### 1.12 Interrupts

The "reset" port is an active-high reset input. The processor is halted when "reset" goes high and resumes execution from the reset address specified using the "reset\_address" parameter or "reset\_addr" port when the signal goes low. The "mcause" register is cleared to zero.

The "nmi" port is an active-high NMI input. The processor resumes execution from the address specified using the "nmi\_address" parameter or "nmi\_addr" port when the NMI signal goes high. The "mcause" register is cleared to zero.

All other interrupt ports are active high. For each implemented privileged execution level, there are by default input ports for software interrupt, timer interrupt and external interrupt; for example, for Machine mode, these are called "MSWInterrupt", "MTimerInterrupt" and "MExternalInterrupt", respectively. When the N extension is implemented, ports are also present for User mode. Parameter "unimp\_int\_mask" allows the default behavior to be changed to exclude certain interrupt ports. The parameter value is a mask in the same format as the "mip" CSR; any interrupt corresponding to a non-zero bit in this mask will be removed from the processor and read as zero in "mip", "mie" and "mideleg" CSRs (and Supervisor and User mode equivalents if implemented).

Parameter "external\_int\_id" can be used to enable extra interrupt ID input ports on each hart. If the parameter is True then when an external interrupt is applied the value on the ID port is sampled and used to fill the Exception Code field in the "mcause" CSR (or the equivalent CSR for other execution levels). For Machine mode, the extra interrupt ID port is called "MExternalInterruptID".

The "deferint" port is an active-high artifact input that, when written to 1, prevents any pendingand-enabled interrupt being taken (normally, such an interrupt would be taken on the next instruction after it becomes pending-and-enabled). The purpose of this signal is to enable alignment with hardware models in step-and-compare usage.

### 1.13 Debug Mode

The model can be configured to implement Debug mode using parameter "debug\_mode". This implements features described in Chapter 4 of the RISC-V External Debug Support specification with version specified by parameter "debug\_version" (see References). Some aspects of this mode are not defined in the specification because they are implementation-specific; the model provides infrastructure to allow implementation of a Debug Module using a custom harness. Features added are described below.

Parameter "debug\_mode" can be used to specify three different behaviors, as follows:

1. If set to value "vector", then operations that would cause entry to Debug mode result in the processor jumping to the address specified by the "debug\_address" parameter. It will execute at this address, in Debug mode, until a "dret" instruction causes return to non-Debug mode.

Any exception generated during this execution will cause a jump to the address specified by the "dexc\_address" parameter.

- 2. If set to value "interrupt", then operations that would cause entry to Debug mode result in the processor simulation call (e.g. opProcessorSimulate) returning, with a stop reason of OP\_SR\_INTERRUPT. In this usage scenario, the Debug Module is implemented in the simulation harness.
- 3. If set to value "halt", then operations that would cause entry to Debug mode result in the processor halting. Depending on the simulation environment, this might cause a return from the simulation call with a stop reason of OP\_SR\_HALT, or debug mode might be implemented by another platform component which then restarts the debugged processor again.

#### 1.13.1 Debug State Entry

The specification does not define how Debug mode is implemented. In this model, Debug mode is enabled by a Boolean pseudo-register, "DM". When "DM" is True, the processor is in Debug mode. When "DM" is False, mode is defined by "mstatus" in the usual way.

Entry to Debug mode can be performed in any of these ways:

- 1. By writing True to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate), dcsr cause will be reported as trigger;
- 2. By writing a 1 then 0 to net "haltreq" (using opNetWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 3. By writing a 1 to net "resethaltreq" (using opNetWrite) while the "reset" signal undergoes a negedge transition, followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 4. By executing an "ebreak" instruction when Debug mode entry for the current processor mode is enabled by dcsr.ebreakm, dcsr.ebreaks or dcsr.ebreaku.

In all cases, the processor will save required state in "dpc" and "dcsr" and then perform actions described above, depending in the value of the "debug\_mode" parameter.

#### 1.13.2 Debug State Exit

Exit from Debug mode can be performed in any of these ways:

- 1. By writing False to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 2. By executing an "dret" instruction when Debug mode.

In both cases, the processor will perform the steps described in section 4.6 (Resume) of the Debug specification.

#### 1.13.3 Debug Registers

When Debug mode is enabled, registers "dcsr", "dpc", "dscratch0" and "dscratch1" are implemented as described in the specification. These may be manipulated externally by a Debug Module using opProcessorRegRead or opProcessorRegWrite; for example, the Debug Module could write "dcsr" to enable "ebreak" instruction behavior as described above, or read and write "dpc" to emulate stepping over an "ebreak" instruction prior to resumption from Debug mode.

#### 1.13.4 Debug Mode Execution

The specification allows execution of code fragments in Debug mode. A Debug Module implementation can cause execution in Debug mode by the following steps:

- 1. Write the address of a Program Buffer to the program counter using opProcessorPCSet;
- 2. If "debug\_mode" is set to "halt", write 0 to pseudo-register "DMStall" (to leave halted state);
- 3. If entry to Debug mode was handled by exiting the simulation callback, call opProcessorSimulate or opRootModuleSimulate to resume simulation.

Debug mode will be re-entered in these cases:

- 1. By execution of an "ebreak" instruction; or:
- 2. By execution of an instruction that causes an exception.

In both cases, the processor will either jump to the debug exception address, or return control immediately to the harness, with stopReason of OP\_SR\_INTERRUPT, or perform a halt, depending on the value of the "debug\_mode" parameter.

#### 1.13.5 Debug Single Step

When in Debug mode, the processor or harness can cause a single instruction to be executed on return from that mode by setting dcsr.step. After one non-Debug-mode instruction has been executed, control will be returned to the harness. The processor will remain in single-step mode until dcsr.step is cleared.

#### 1.13.6 Debug Event Priorities

The model supports two different models for determining which debug exception occurs when multiple debug events are pending:

1: original mode (when parameter "debug\_priority"="original");

2: modified mode, as described in Debug Specification pull request 693 (when parameter "debug-priority"="PR693"). This mode resolves some anomalous behavior of the original specification.

#### 1.13.7 Debug Ports

Port "DM" is an output signal that indicates whether the processor is in Debug mode

Port "haltreq" is a rising-edge-triggered signal that triggers entry to Debug mode (see above).

Port "resethaltreq" is a level-sensitive signal that triggers entry to Debug mode after reset (see above).

### 1.14 Debug Mask

It is possible to enable model debug messages in various categories. This can be done statically using the "debugflags" parameter, or dynamically using the "debugflags" command. Enabled messages are specified using a bitmask value, as follows:

Value 0x002: enable debugging of PMP and virtual memory state;

Value 0x004: enable debugging of interrupt state.

All other bits in the debug bitmask are reserved and must not be set to non-zero values.

### 1.15 Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

#### 1.15.1 CSR Register External Implementation

If parameter "enable\_CSR\_bus" is True, an artifact 16-bit bus "CSR" is enabled. Slave callbacks installed on this bus can be used to implement modified CSR behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). A CSR with index 0xABC is mapped on the bus at address 0xABC0; as a concrete example, implementing CSR "time" (number 0xC01) externally requires installation of callbacks at address 0xC010 on the CSR bus.

#### 1.15.2 LR/SC Active Address

Artifact register "LRSCAddress" shows the active LR/SC lock address. The register holds all-ones if there is no LR/SC operation active or if LR/SC locking is implemented externally as described above.

#### 1.15.3 Page Table Walk Introspection

Artifact register "PTWStage" shows the active page table translation stage (0 if no stage active, 1 if HS-stage active, 2 if VS-stage active and 3 if G-stage active). This register is visibly non-zero only in a memory access callback triggered by a page table walk event.

Artifact register "PTWInputAddr" shows the input address of active page table translation. This register is visibly non-zero only in a memory access callback triggered by a page table walk event.

Artifact register "PTWLevel" shows the active level of page table translation (corresponding to index variable "i" in the algorithm described by Virtual Address Translation Process in the RISC-V Privileged Architecture specification). This register is visibly non-zero only in a memory access callback triggered by a page table walk event.

#### 1.16 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. fence.i) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous. Data barrier instructions (e.g. fence) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.

Hardware Performance Monitor registers are not implemented and hardwired to zero.

The TLB is architecturally-accurate but not device accurate. This means that all TLB maintenance and address translation operations are fully implemented but the cache is larger than in the real device.

THIS IS A STARTING POINT AS THE SPECS DEVELOP More detail to be added once confirmed

#### 1.17 Verification

All instructions have been extensively tested by Imperas, using tests generated specifically for this model and also reference tests from https://github.com/riscv/riscv-tests.

Also reference tests have been used from various sources including:

https://github.com/riscv/riscv-tests

https://github.com/ucb-bar/riscv-torture

The Imperas OVPsim RISC-V models are used in the RISC-V Foundation Compliance Framework as a functional Golden Reference:

https://github.com/riscv/riscv-compliance

where the simulated model is used to provide the reference signatures for compliance testing. The Imperas OVPsim RISC-V models are used as reference in both open source and commercial instruction stream test generators for hardware design verification, for example:

http://valtrix.in/sting from Valtrix

https://github.com/google/riscv-dv from Google

The Imperas OVPsim RISC-V models are also used by commercial and open source RISC-V Core RTL developers as a reference to ensure correct functionality of their IP.

### 1.18 References

The Model details are based upon the following specifications:

RISC-V Instruction Set Manual, Volume I: User-Level ISA (User Architecture Version 20191213)

RISC-V Instruction Set Manual, Volume II: Privileged Architecture (Privileged Architecture Version 1.10)

## Openhwgroup-Specific Extensions

Open HW Group processors add various custom extensions to the basic RISC-V architecture. This model supports the following CORE-V Instruction Set Extensions:

- PULP\_XPULP Features
- Static 16 entry PMA
- Custom bus fault extensions
- Secure exceptions

The PULP\_CLUSTER and PULP\_ZFINX CORE-V Instruction Set Extensions are not supported, although the standard Risc-V Zfinx extension is supported in the base model.

In addition to the base model RISC-V parameters, this model implements parameters allowing openhygroup-specific model features to be controlled. These parameters are documented below.

#### 2.1 PULP XPULP Extension Status

The XPULP extension is only supported for RV32, so is is not supported on this variant.

#### 2.2 PMA Extension Status

The PMA extension is not supported on this variant.

#### 2.3 Custom Bus Fault Extension Status

The Custom Bus Fault extension is not supported on this variant.

### 2.4 Secure Exceptions Status

Secure Exceptions are not supported on this variant.

## Configuration

#### 3.1 Location

This model's VLNV is openhwgroup.ovpworld.org/processor/riscv/1.0.

The model source is usually at:

\$IMPERAS\_HOME/ImperasLib/source/openhwgroup.ovpworld.org/processor/riscv/1.0

The model binary is usually at:

\$IMPERAS\_HOME/lib/\$IMPERAS\_ARCH/ImperasLib/openhwgroup.ovpworld.org/processor/riscv/1.0

### 3.2 GDB Path

The default GDB for this model is: \$IMPERAS\_HOME/lib/\$IMPERAS\_ARCH/gdb/riscv-none-embed-gdb.

### 3.3 Semi-Host Library

The default semi-host library file is riscv.ovpworld.org/semihosting/pk/1.0

#### 3.4 Processor Endian-ness

This is a LITTLE endian model.

## 3.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

#### 3.6 Processor ELF code

The ELF code supported by this model is: 0xf3.

## All Variants in this model

This model has these variants

| Variant      | Description                  |
|--------------|------------------------------|
| CV32E20      |                              |
| CV32E40P     |                              |
| CV32E41P     |                              |
| CV32E40S     |                              |
| CV32E40X     |                              |
| CV32E40X_DEV |                              |
| CV32A6       |                              |
| CV64A6       | (described in this document) |

Table 4.1: All Variants in this model

## **Bus Master Ports**

This model has these bus master ports.

| Name        | min | max | Connect?  | Description     |
|-------------|-----|-----|-----------|-----------------|
| INSTRUCTION | 32  | 64  | mandatory | Instruction bus |
| DATA        | 32  | 64  | optional  | Data bus        |

Table 5.1: Bus Master Ports

## **Bus Slave Ports**

This model has no bus slave ports.

# Net Ports

This model has these net ports.

| Name               | Type   | Connect? | Description                                |
|--------------------|--------|----------|--|
| reset              | input  | optional | Reset                                      |
| reset_addr         | input  | optional | externally-applied reset address           |
| nmi                | input  | optional | NMI  |
| nmi_cause          | input  | optional | externally-applied NMI cause               |
| nmi_addr           | input  | optional | externally-applied NMI address             |
| SSWInterrupt       | input  | optional | Supervisor software interrupt              |
| MSWInterrupt       | input  | optional | Machine software interrupt                 |
| STimerInterrupt    | input  | optional | Supervisor timer interrupt                 |
| MTimerInterrupt    | input  | optional | Machine timer interrupt                    |
| SExternalInterrupt | input  | optional | Supervisor external interrupt              |
| MExternalInterrupt | input  | optional | Machine external interrupt                 |
| irq_ack_o          | output | optional | interrupt acknowledge (pulse)              |
| irq_id_o           | output | optional | acknowledged interrupt id (valid during    |
|                    |        |          | irq_ack_o pulse)                           |
| sec_lvl_o          | output | optional | current privilege level                    |
| LR_address         | output | optional | Port written with effective address for LR |
|                    |        |          | instruction                                |
| $SC_{-}address$    | output | optional | Port written with effective address for SC |
|                    |        |          | instruction                                |
| SC_valid           | input  | optional | SC_address valid input signal              |
| AMO_active         | output | optional | Port written with code indicating active   |
|                    |        |          | AMO  |
| deferint           | input  | optional | Artifact signal causing interrupts to be   |
|                    |        |          | held off when high                         |
| IllegalInstruction | input  | optional | Illegal Instruction Exception              |

Table 7.1: Net Ports

# FIFO Ports

This model has no FIFO ports.

## Formal Parameters

| Name                    | Type        | Description  |
|-------------------------|-------------|--|
| Fundamental             |             |  |
| variant                 | Enumeration | Selects variant (either a generic UISA or a specific model)  |
| user_version            | Enumeration | Specify required User Architecture version (2.2, 2.3, 20190305 or 20191213)  |
| priv_version            | Enumeration | Specify required Privileged Architecture version (1.10, 1.11, 20190405, 20190608, 20211203, 1.12 or master)                                  |
| endian                  | Endian      | Model endian   |
| enable_expanded         | Boolean     | Specify that 48-bit and 64-bit expanded instructions are supported   |
| endianFixed             | Boolean     | Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE} fields are read-only)   |
| misa_MXL                | Uns32       | Override default value of misa.MXL   |
| misa_Extensions         | Uns32       | Override default value of misa. Extensions   |
| add_Extensions          | String      | Add extensions specified by letters to misa. Extensions (for example, specify "VD" to add V and D features)                                  |
| sub_Extensions          | String      | Remove extensions specified by letters from misa. Extensions (for example, specify "VD" to remove V and D features)                          |
| misa_Extensions_mask    | Uns32       | Override mask of writable bits in misa. Extensions   |
| add_Extensions_mask     | String      | Add extensions specified by letters to mask of writable bits in misa. Extensions (for example, specify "VD" to add V and D features)         |
| sub_Extensions_mask     | String      | Remove extensions specified by letters from mask of writable bits in misa. Extensions (for example, specify "VD" to remove V and D features) |
| add_implicit_Extensions | String      | Add extensions specified by letters to implicitly-present extensions not visible in misa. Extensions   |
| sub_implicit_Extensions | String      | Remove extensions specified by letters from implicitly-present extensions not visible in misa. Extensions                                    |
| Compressed_Extension    |             |  |
| compress_version        | Enumeration | Specify required Compressed Architecture version (legacy or 0.70.1)  |
| Zcea_version            | Enumeration | Specify version of Zcea implemented (legacy only) (none or 0.50.1)   |
| Zceb_version            | Enumeration | Specify version of Zceb implemented (legacy only) (none or 0.50.1)   |
| Zcee_version            | Enumeration | Specify version of Zcee implemented (legacy only) (none or 1.0.0-rc)   |
| Interrupts_Exceptions   |             |  |
| rnmi_version            | Enumeration | Specify required RNMI Architecture version (none or 0.2.1)   |
| mtvec_is_ro             | Boolean     | Specify whether mtvec CSR is read-only   |
| tvec_align              | Uns32       | Specify hardware-enforced alignment of mtvec/stvec/utvec when Vectored interrupt mode enabled  |
| ecode_mask              | Uns64       | Specify hardware-enforced mask of writable bits in xcause.ExceptionCode  |
| ecode_nmi               | Uns64       | Specify xcause.ExceptionCode for NMI   |
| tval_zero               | Boolean     | Specify whether mtval/stval/utval are hard wired to zero   |
| tval_zero_ebreak        | Boolean     | Specify whether mtval/stval/utval are set to zero by an ebreak   |

| instruction exception   Instruction exception   Revet.preserves.lr   Boolean   Whether a trap preserves active LR/SC state   | instruction bits on illegal                 |
|--|---|
| reset_address Uns64 Override reset vector address Uns64 Override NMI vector address Uns64 Override NMI vector address CLINT_address Uns64 Override NMI vector address CLINT_address Uns64 Specify base address of internal CLINT model local int.num Uns32 Specify number of supplemental local interrupt unimplemental with the specify mask of unimplemented interrupts (e., sor external interrupt unimplemented) force_mideleg Uns64 Specify mask of interrupts always delegated level from Machine execution level Specify mask of interrupts always delegated to Supervisor execution level Specify mask of interrupts always delegated to Supervisor execution level Specify mask of interrupts that cannot be delecution levels Specify mask of exceptions that cannot be delecution levels Specify mask of exceptions that cannot be delecution levels Specify mask of exceptions that cannot be delecution levels Specify mask of exceptions that cannot be delecution levels Specify mask of exceptions that cannot be delecution levels Specify mask of exceptions that cannot be delecution levels Specify mask of exceptions that cannot be delecution levels Specify mask of exceptions that cannot be delecution levels Specify mask of interrupts always delegated to Specify whether to use hardware registers for the delection levels  Specify whether to add nets allowing External Interrupts always delegated to Specify whether hardware update of PTE A to Specify whether hardware update of PTE A to Specify whether the processor supports unal Mano instructions  The proposed to the specified of the specified of the specify whether the processor supports unal Mano instructions  The proposed to t                        |   |
| reset_address mni_address Uns64 Override reset vector address mni_address Uns64 Override NMI vector address Uns64 Specify base address of internal CLINT model local_int_num Uns32 Specify mask of unimplementeal local interrup unimp_int_mask Uns64 Specify mask of unimplemented interrupts (e., sor external interrupt unimplemented) force_mideleg Uns64 Specify mask of interrupts always delegated level from Machine execution level force_sideleg Uns64 Specify mask of interrupts always delegated to supervisor execution level no_ideleg Uns64 Specify mask of interrupts that cannot be delecution levels Specify mask of exceptions that cannot be delecution levels  No_ideleg Uns64 Specify mask of interrupts that cannot be delecution levels Specify mask of exceptions that cannot be delecution levels  No_ideleg Uns64 Specify mask of interrupts that cannot be delecution levels  Specify mask of exceptions that cannot be delecution levels  Specify mask of interrupts that cannot be delecution levels  Specify mask of interrupts that cannot be delecution levels  Specify mask of interrupts always delegated to supervisor execution level  Specify mask of interrupts always delegated to supervisor execution level  Specify mask of interrupts always delegated to supervisor execution level  Specify mask of interrupts always delegated to supervisor execution level  Specify mask of interrupts always delegated to supervisor execution levels  Specify mask of interrupts always delegated to supervisor execution levels  Specify whether to add nets allowing External Interruptorial part of the supervisor execution levels  Specify whether to use hardware register name of ABI register names  Specify whether volatile registers (e.g. min change trace  Poleumented  Specify whether volatile registers (e.g. min change trace  ASID_cache_size  Uns32 Specifies the number of different ASIDs for whether address are allowed in part of a value of 0 implies no limit  Memory  UndatePTEA  Boolean  Specify whether hardware update of PTE D to the part of a value of 0                        |   |
| nmi_address         Uns64         Override NMI vector address           CLINT_address         Uns64         Specify base address of internal CLINT model local_int_num           local_int_num         Uns32         Specify number of supplemental local interrupt unimplemented           unimp_int_mask         Uns64         Specify mask of unimplemented interrupts (e.g. sor external interrupt unimplemented)           force_mideleg         Uns64         Specify mask of interrupts always delegated level from Machine execution level           no.ideleg         Uns64         Specify mask of interrupts that cannot be delecution levels           no.edeleg         Uns64         Specify mask of interrupts that cannot be delecution levels           external_int_id         Boolean         Specify mask of exceptions that cannot be delecution levels           external_int_id         Boolean         Whether to add nets allowing External Interr           Debug_Extension         Boolean         Specify how Debug mode is implemented (non Simulation_Artifact           use_hw_reg_names         Boolean         Specify whether to use hardware register name of ABI register names           no_pseudo_inst         Boolean         Specify whether pseudo-instructions should me disassembly           verbose         Boolean         Specify whether volatile registers (e.g. min change trace           enable_CSR_bus         Boolean         Spec   | R/SC state                                  |
| CLINT_address   Uns64   Specify base address of internal CLINT mode local_int_num   Uns32   Specify number of supplemental local interrup unimp_int_mask   Uns64   Specify mask of unimplemented interrupts (e., sor external interrupt unimplemented)   |   |
| Uns32   Specify number of supplemental local interrupt unimp_int_mask   Uns64   Specify mask of unimplemented interrupts (e., sor external interrupt unimplemented)  |   |
| unimp_int_mask Uns64 Specify mask of unimplemented interrupts (e.g. sor external interrupt unimplemented)  force_mideleg Uns64 Specify mask of interrupts always delegated level from Machine execution level  force_sideleg Uns64 Specify mask of interrupts always delegated to Supervisor execution level  no_ideleg Uns64 Specify mask of interrupts that cannot be delecution levels  no_edeleg Uns64 Specify mask of exceptions that cannot be delecution levels  whether to add nets allowing External Interrupts always delegated to Supervisor execution levels  no_edeleg Uns64 Specify mask of exceptions that cannot be delecution levels  whether to add nets allowing External Interrupts always delegated to Specify mask of interrupts that cannot be delecution levels  external_int_id Boolean  whether to add nets allowing External Interrupts always delegated to Specify whether to add nets allowing External Interrupts always delegated always are specify mask of interrupts always delegated always always delegated always always always delegated always always delegated always always delegated to Specify mask of interrupts always delegated always always delegated to supervisous always delegated always delegated always always alegated always always delegated always always alegated always alegated always allogated always always alegated always allogated and always always alegated always always alegated always always alegate                        | (or 0 for no CLINT)                         |
| sor external interrupt unimplemented)  force_mideleg  Uns64  Specify mask of interrupts always delegated level from Machine execution level  Specify mask of interrupts always delegated to Supervisor execution level  No_ideleg  Uns64  Specify mask of interrupts that cannot be delecution levels  No_edeleg  Uns64  Specify mask of exceptions that cannot be delecution levels  External_int_id  Boolean  Whether to add nets allowing External Interrupts always delegated to Supervisor execution level  External_int_id  Boolean  Whether to add nets allowing External Interrupts_interrupts_                       | ts  |
| force_mideleg    Uns64   Specify mask of interrupts always delegated level from Machine execution level  | g. 1<<9 indicates Supervi-                  |
| level from Machine execution level   |   |
| Supervisor execution level   | to lower-priority execution                 |
| No.ideleg  | User execution level from                   |
| mo_edeleg    Comma-separated list of CSR number mappin Name>= <number>   CSR_remap   String   Comma-separated list of CSR number mappin Name&gt;=<number>   ASID_cache_size   Uns32   Specify whether hardware update of PTE A bundligned Low_pri   Boolean   Specify whether hardware update of PTE D bunaligned Low_pri   Boolean   Specify whether hardware update of PTE D bunaligned AMO   Boolean   Specify whether hardware update on tangen and solve and specify whether hardware update of PTE D bunaligned AMO instructions should not disassen by   Specify whether hardware update of PTE N bunaligned AMO instructions should not disassen by   Specify whether hardware update of PTE D bunaligned AMO instructions should not disassen by   Specify whether hardware update of PTE D bunaligned AMO instructions should not disassen between the content of the</number></number> | egated to lower-priority ex-                |
| Boolean   Whether to add nets allowing External Intermode   Debug_Extension  | egated to lower-priority ex-                |
| Debug_Extension   debug_mode   Enumeration   Specify how Debug mode is implemented (non   Simulation_Artifact   use_hw_reg_names   Boolean   Specify whether to use hardware register names   no_pseudo_inst   Boolean   Specify whether pseudo-instructions should not disassembly   verbose   Boolean   Specify verbose output messages   traceVolatile   Boolean   Specify whether volatile registers (e.g. min change trace   enable_CSR_bus   Boolean   Add artifact CSR bus port, allowing CSR registered   CSR_remap   String   Comma-separated list of CSR number mapping   Name>= <number>   ASID_cache_size   Uns32   Specifies the number of different ASIDs for what a value of 0 implies no limit   Memory   updatePTEA   Boolean   Specify whether hardware update of PTE A burdatePTED   Boolean   Specify whether hardware update of PTE D burnaligned_low_pri   Boolean   Specify whether hardware update of PTE D burnaligned   Boolean   Specify whether the processor supports unaliguated   Specify whether the processor supports unaliguated   Specify whether AMO operations abort any and   Specify whether AMO operations abort any a</number>               | int ID codes to be forced                   |
| Boolean   Specify how Debug mode is implemented (non   Simulation_Artifact   | ipt 1D codes to be forced                   |
| Simulation_Artifact         use_hw_reg_names       Boolean       Specify whether to use hardware register name of ABI register names         no_pseudo_inst       Boolean       Specify whether pseudo-instructions should not disassembly         verbose       Boolean       Specify whether pseudo-instructions should not disassembly         verbose       Boolean       Specify verbose output messages         traceVolatile       Boolean       Specify whether volatile registers (e.g. min change trace         enable_CSR_bus       Boolean       Add artifact CSR bus port, allowing CSR registerace         CSR_remap       String       Comma-separated list of CSR number mappin Name>= <number>         ASID_cache_size       Uns32       Specifies the number of different ASIDs for what a value of 0 implies no limit         Memory       UpdatePTEA       Boolean       Specify whether hardware update of PTE A bupdatePTED         unaligned_low_pri       Boolean       Specify whether hardware update of PTE D bundligned acceptions or access fault exceptions         unaligned       Boolean       Specify whether the processor supports unaligened AMO         amo_aborts_lr_sc       Boolean       Specify whether AMO operations abort any and amo_aborts_lr_sc</number>  | n waster interrupt or halt)                 |
| Boolean   Specify whether to use hardware register name of ABI register names  | e, vector, interrupt or nart)               |
| of ABI register names  no_pseudo_inst  Boolean Specify whether pseudo-instructions should not disassembly  verbose Boolean Specify verbose output messages  traceVolatile Boolean Specify whether volatile registers (e.g. min change trace  enable_CSR_bus Boolean Add artifact CSR bus port, allowing CSR registered plemented  CSR_remap String Comma-separated list of CSR number mappin Name>= <number>  ASID_cache_size Uns32 Specifies the number of different ASIDs for what a value of 0 implies no limit  Memory  updatePTEA Boolean Specify whether hardware update of PTE AbupdatePTED Boolean Specify whether hardware update of PTE Dbunaligned_low_pri Boolean Specify whether address misaligned exceptions or access fault exceptions  unaligned Boolean Specify whether the processor supports unaliguated MOO Boolean Specify whether the processor supports unaliguated Specify whether AMO operations abort any access fault exceptions  amo_aborts_lr_sc  Boolean Specify whether AMO operations abort any access fault exceptions  Specify whether AMO operations abort any access fault exceptions</number>   | g v0 v31 and f0 f31 instead                 |
| disassembly  verbose  Boolean  Specify verbose output messages  traceVolatile  Boolean  Specify whether volatile registers (e.g. min change trace  enable_CSR_bus  Boolean  Add artifact CSR bus port, allowing CSR registered plemented  CSR_remap  String  Comma-separated list of CSR number mapping Name>= <number>  ASID_cache_size  Uns32  Specifies the number of different ASIDs for what a value of 0 implies no limit  Memory  updatePTEA  Boolean  Specify whether hardware update of PTE A bus updatePTED  unaligned_low_pri  Boolean  Specify whether address misaligned exceptions or access fault exceptions  unaligned  Boolean  Specify whether the processor supports unaliguation instructions  Boolean  Specify whether the processor supports unaliguation instructions  Boolean  Specify whether AMO operations abort any access fault exceptions access faul</number>             | s xu-x31 and 10-131 instead                 |
| verbose Boolean Specify verbose output messages traceVolatile Boolean Specify whether volatile registers (e.g. min change trace enable_CSR_bus Boolean Add artifact CSR bus port, allowing CSR registered plemented  CSR_remap String Comma-separated list of CSR number mapping Name>= <number>  ASID_cache_size Uns32 Specifies the number of different ASIDs for what a value of 0 implies no limit  Memory  updatePTEA Boolean Specify whether hardware update of PTE A but updatePTED Boolean Specify whether hardware update of PTE D but unaligned_low_pri  Boolean Specify whether address misaligned exceptions or access fault exceptions  unaligned Boolean Specify whether the processor supports unaligualignedAMO Boolean Specify whether the processor supports unaligualignedAMO Specify whether the processor supports unaligualignedAMO Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations access fault excepti</number>             | ot be reported in trace and                 |
| traceVolatile  Boolean  Specify whether volatile registers (e.g. min change trace  Boolean  Add artifact CSR bus port, allowing CSR registered plemented  CSR_remap  String  Comma-separated list of CSR number mapping Name>= <number>  ASID_cache_size  Uns32  Specifies the number of different ASIDs for what a value of 0 implies no limit  Memory  updatePTEA  Boolean  Specify whether hardware update of PTE A burglatePTED  unaligned_low_pri  Boolean  Specify whether address misaligned exceptions or access fault exceptions  unaligned  Boolean  Specify whether the processor supports unaliguation amo_aborts_lr_sc  Boolean  Specify whether AMO operations abort any access fault and operations access fault and operations are access fault and operations and operations access fault and operations access fault and operations are access fault and operations access fa</number>             | -   |
| traceVolatile  Boolean  Specify whether volatile registers (e.g. min change trace  Boolean  Add artifact CSR bus port, allowing CSR registered plemented  CSR_remap  String  Comma-separated list of CSR number mapping Name>= <number>  ASID_cache_size  Uns32  Specifies the number of different ASIDs for what a value of 0 implies no limit  Memory  updatePTEA  Boolean  Specify whether hardware update of PTE A burglatePTED  unaligned_low_pri  Boolean  Specify whether address misaligned exceptions or access fault exceptions  unaligned  Boolean  Specify whether the processor supports unaligned amo_aborts_lr_sc  Boolean  Specify whether AMO operations abort any access fault and operations access fault and operations abort any access fault and operations abort any access fault and operations are access fault and operations access fault and operations and operations access fault and operations access fault and operations access fault and operations access fault and operations are access fault and operations access fault and opera</number>             |   |
| Boolean Add artifact CSR bus port, allowing CSR resplemented  CSR_remap String Comma-separated list of CSR number mapping Name>= <number>  ASID_cache_size Uns32 Specifies the number of different ASIDs for what a value of 0 implies no limit  Memory  updatePTEA Boolean Specify whether hardware update of PTE AbundatePTED Boolean Specify whether hardware update of PTE Dbundigned_low_pri  Boolean Specify whether address misaligned exceptions or access fault exceptions  unaligned Boolean Specify whether the processor supports unaligualigned Specify whether the processor supports unaliguations Specify whether AMO operations abort any access family specify whether AMO operations abort any access family specify whether AMO operations abort any access family specified specifies and specify whether AMO operations abort any access family specifies and specifies are processed as a specify whether AMO operations abort any access family specifies and specifies are processed as a specifies are processed as a specifies are processed as a specifies and specifies are processed as a specifies and processed as a specifies are processed as a specifies are pro</number>             | stret) should be shown in                   |
| Demented   CSR_remap   String   Comma-separated list of CSR number mapping   Name>= <number>   ASID_cache_size   Uns32   Specifies the number of different ASIDs for what a value of 0 implies no limit    </number>   |   |
| CSR_remap  String  Comma-separated list of CSR number mapping Name>= <number>  ASID_cache_size  Uns32  Specifies the number of different ASIDs for what a value of 0 implies no limit  Memory  updatePTEA  Boolean  Specify whether hardware update of PTE A building whether hardware update of PTE D building whether address misaligned exceptions or access fault exceptions  unaligned  Boolean  Specify whether the processor supports unaligualigned AMO  Boolean  Specify whether the processor supports unaligualigned AMO instructions  amo_aborts_lr_sc  Boolean  Specify whether AMO operations abort any access fault exceptions  Specify whether AMO operations abort any access fault exceptions</number>   | gisters to be externally im-                |
| ASID_cache_size  Uns32 Specifies the number of different ASIDs for what a value of 0 implies no limit  Memory  updatePTEA Boolean Specify whether hardware update of PTE A bundatePTED Boolean Specify whether hardware update of PTE D bundigned_low_pri Boolean Specify whether address misaligned exceptions or access fault exceptions  unaligned Boolean Specify whether the processor supports unaligualignedAMO Boolean Specify whether the processor supports unaligualignedAMO Boolean Specify whether the processor supports unaligualignedAMO Specify whether the processor supports unaligualignedAMO Specify whether the processor supports unaligualignedAMO Specify whether AMO operations abort any access fault exceptions Specify whether AMO operations abort any access facility and access facility acces                       | 1 6 1 6                                     |
| a value of 0 implies no limit  Memory  updatePTEA Boolean Specify whether hardware update of PTE A bupdatePTED Boolean Specify whether hardware update of PTE D bunaligned low-pri Boolean Specify whether address misaligned exceptions or access fault exceptions  unaligned Boolean Specify whether the processor supports unaligualigned AMO Boolean Specify whether the processor supports unaligualigned AMO instructions  amo_aborts_lr_sc Boolean Specify whether AMO operations abort any access fault exceptions Specify whether the processor supports unaligualigned AMO instructions  | ngs, each of the form <csr-< td=""></csr-<> |
| a value of 0 implies no limit  Memory  updatePTEA Boolean Specify whether hardware update of PTE A bupdatePTED Boolean Specify whether hardware update of PTE D bunaligned low-pri Boolean Specify whether address misaligned exceptions or access fault exceptions  unaligned Boolean Specify whether the processor supports unaligualigned AMO Boolean Specify whether the processor supports unaligualigned AMO instructions  amo_aborts_lr_sc Boolean Specify whether AMO operations abort any access fault exceptions Specify whether the processor supports unaligualigned AMO instructions  | ich TLB entries are cached;                 |
| updatePTEA  updatePTED  Boolean  Specify whether hardware update of PTE A bundled by the specify whether hardware update of PTE D bundled by the specify whether hardware update of PTE D bundled by the specify whether address misaligned exceptions or access fault exceptions  unaligned  Boolean  Boolean  Specify whether the processor supports unaligned by the specify whether the processor supports unal AMO instructions  amo_aborts_lr_sc  Boolean  Specify whether the processor supports unal AMO instructions  Boolean  Specify whether AMO operations abort any access for the specify whether AMO operations abort any access for the specify whether AMO operations abort any access for the specify whether AMO operations abort any access for the specify whether AMO operations abort any access for the specify whether AMO operations abort any access for the specify whether AMO operations abort any access for the specify whether AMO operations abort any access for the specify whether AMO operations abort any access for the specify whether the processor supports unall for the specify whether                       | ,   |
| updatePTEA  updatePTED  Boolean  Specify whether hardware update of PTE A bundligned low-pri  Boolean  Specify whether hardware update of PTE D bundligned low-pri  Boolean  Specify whether address misaligned exceptions or access fault exceptions  unaligned  Boolean  Specify whether the processor supports unaligned low-pri  Specify whether the processor supports unaligned low-pri  Boolean  Specify whether the processor supports unaligned low-pri  Specify whether low-pri                         |   |
| unaligned_low_pri  Boolean Specify whether address misaligned exceptions or access fault exceptions  unaligned Boolean Specify whether the processor supports unalig unalignedAMO Boolean Specify whether the processor supports unal AMO instructions  amo_aborts_lr_sc Boolean Specify whether AMO operations abort any access fault exceptions  Specify whether the processor supports unal AMO instructions  | it is supported                             |
| or access fault exceptions  unaligned Boolean Specify whether the processor supports unalig  unalignedAMO Boolean Specify whether the processor supports unal  AMO instructions  amo_aborts_lr_sc Boolean Specify whether AMO operations abort any a   | it is supported                             |
| unaligned Boolean Specify whether the processor supports unaligualigned Boolean Specify whether the processor supports unal AMO instructions  amo_aborts_lr_sc Boolean Specify whether AMO operations abort any a  | are lower priority than page                |
| unalignedAMO Boolean Specify whether the processor supports unal AMO instructions amo_aborts_lr_sc Boolean Specify whether AMO operations abort any a  | ned memory accesses                         |
| AMO instructions amo_aborts_lr_sc Boolean Specify whether AMO operations abort any a   |   |
| amo_aborts_lr_sc Boolean Specify whether AMO operations abort any a  | Shou memory accesses 101                    |
| 1 0  | ctive LR/SC pair                            |
|  | , -   |
| lr_sc_grain Uns32 Specify byte granularity of ll/sc lock region  |   |
| two)   | The state of the power of                   |
| Sv_modes Uns32 Specify bit mask of implemented address $(1<<0)+(1<<8)$ indicates "bare" and "Sv39"   |   |
| satp.MODE)   |   |
| Instruction_CSR_Behavior   |   |
| wfi_is_nop  Boolean  Specify whether WFI should be treated as waiting for interrupts)  | a NOP (if not, halt while                   |
| counteren_mask Uns32 Specify hardware-enforced mask of writable teren registers  | bits in mcounteren/scoun-                   |

| noinhibit_mask       | Uns32   | Specify hardware-enforced mask of always-zero bits in mcountinhibit register                       |
|----------------------|---------|--|
| cycle_undefined      | Boolean | Specify that the cycle CSR is undefined  |
| time_undefined       | Boolean | Specify that the time CSR is undefined   |
| instret_undefined    | Boolean | Specify that the instret CSR is undefined  |
| hpmcounter_undefined | Boolean | Specify that the hpmcounter CSRs are undefined   |
| CSR_Masks            |         |  |
| mtvec_mask           | Uns64   | Specify hardware-enforced mask of writable bits in mtvec register                                  |
| stvec_mask           | Uns64   | Specify hardware-enforced mask of writable bits in stvec register                                  |
| mip_mask             | Uns64   | Specify hardware-enforced mask of writable bits in mip register                                    |
| sip_mask             | Uns64   | Specify hardware-enforced mask of writable bits in sip register                                    |
| mtvec_sext           | Boolean | Specify whether mtvec is sign-extended from most-significant bit                                   |
| stvec_sext           | Boolean | Specify whether stvec is sign-extended from most-significant bit                                   |
| MXL_writable         | Boolean | Specify that misa.MXL is writable (feature under development)                                      |
| SXL_writable         | Boolean | Specify that mstatus.SXL is writable (feature under development)                                   |
| UXL_writable         | Boolean | Specify that mstatus.UXL is writable (feature under development)                                   |
| Trigger              |         |  |
| trigger_num          | Uns32   | Specify the number of implemented hardware triggers  |
| PMP Configuration    |         |  |
| PMP_grain            | Uns32   | Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc)                                  |
| PMP_registers        | Uns32   | Specify the number of implemented PMP address registers  |
| PMP_max_page         | Uns32   | Specify the maximum size of PMP region to map if non-zero (may improve                             |
| 1 0                  |         | performance; constrained to a power of two)  |
| PMP_decompose        | Boolean | Whether unaligned PMP accesses are decomposed into separate aligned                                |
| -                    |         | accesses   |
| PMP_undefined        | Boolean | Whether accesses to unimplemented PMP registers are undefined (if True)                            |
|                      |         | or write ignored and zero (if False)   |
| PMP_maskparams       | Boolean | Enable parameters to change the read-only masks for PMP CSRs                                       |
| PMP_initialparams    | Boolean | Enable parameters to change the reset values for PMP CSRs  |
| Other_Extensions     |         |  |
| Svnapot_page_mask    | Uns64   | Specify mask of implemented Synapot intermediate page sizes (e.g. 1<<16                            |
|                      |         | means 64KiB contiguous regions are supported)  |
| Smstateen            | Boolean | Specify that Smstateen is implemented  |
| Sypbmt               | Boolean | Specify that Sypbmt is implemented   |
| Svinval              | Boolean | Specify that Svinval is implemented  |
| Zicsr                | Boolean | Specify that Zicsr is implemented  |
| Zifencei             | Boolean | Specify that Zifencei is implemented   |
| Zicbom               | Boolean | Specify that Zicbom is implemented   |
| Zicbop               | Boolean | Specify that Zicbop is implemented   |
| Zicboz               | Boolean | Specify that Zicboz is implemented   |
| Zmmul                | Boolean | Specify that Zmmul is implemented  |
| CSR_Defaults         |         | <u>^</u>   |
| mvendorid            | Uns64   | Override mvendorid register  |
| marchid              | Uns64   | Override marchid register  |
| mimpid               | Uns64   | Override mimpid register   |
| mhartid              | Uns64   | Override mhartid register (or first mhartid of an incrementing sequence if this is an SMP variant) |
| mtvec                | Uns64   | Override mtvec register  |
| Floating_Point       |         |  |
| mstatus_FS_zero      | Boolean | Specify that mstatus.FS is hard-wired to zero  |
| Fast_Interrupt       |         | 1 0  |
| CLICLEVELS           | Uns32   | Specify number of interrupt levels implemented by CLIC, or 0 if CLIC                               |
|                      |         | absent   |

Table 9.1: Parameters that can be set in: Hart

#### 9.1 Extension Parameters

| Name                | Type    | Description                  |
|---------------------|---------|------------------------------|
| debug               | Boolean | debug flags                  |
| mcountinhibit_reset | Uns32   | reset value of mcountinhibit |

Table 9.2: Parameters for extension

### 9.2 Parameters with enumerated types

#### 9.2.1 Parameter user\_version

| Set to this value | Description                           |
|-------------------|---------------------------------------|
| 2.2               | User Architecture Version 2.2         |
| 2.3               | Deprecated and equivalent to 20191213 |
| 20190305          | Deprecated and equivalent to 20191213 |
| 20191213          | User Architecture Version 20191213    |

Table 9.3: Values for Parameter user\_version

#### 9.2.2 Parameter priv\_version

| Set to this value | Description  |
|-------------------|--|
| 1.10              | Privileged Architecture Version 1.10   |
| 1.11              | Privileged Architecture Version 1.11, equivalent to 20190608                           |
| 20190405          | Deprecated and equivalent to 20190608  |
| 20190608          | Privileged Architecture Version Ratified-IMFDQC-and-Priv-v1.11                         |
| 20211203          | Privileged Architecture Version 20211203   |
| 1.12              | Privileged Architecture Version 1.12, equivalent to 20211203                           |
| master            | Privileged Architecture Master Branch as of commit 6bdeb58 (this is subject to change) |

Table 9.4: Values for Parameter priv\_version

### 9.2.3 Parameter compress\_version

| Set to this value | Description                                      |
|-------------------|--|
| legacy            | Compressed Architecture absent or legacy version |
| 0.70.1            | Compressed Architecture Version 0.70.1           |

Table 9.5: Values for Parameter compress\_version

#### 9.2.4 Parameter rnmi\_version

| Set to this value | Description          |
|-------------------|----------------------|
| none              | RNMI not implemented |
| 0.2.1             | RNMI version 0.2.1   |

Table 9.6: Values for Parameter rnmi\_version

#### 9.2.5 Parameter debug\_mode

| Set to this value | Description                                   |
|-------------------|---|
| none              | Debug mode not implemented                    |
| vector            | Debug mode implemented by execution at vector |
| interrupt         | Debug mode implemented by interrupt           |
| halt              | Debug mode implemented by halt                |

Table 9.7: Values for Parameter debug\_mode

#### 9.2.6 Parameter Zcea\_version

| Set to this value | Description          |
|-------------------|----------------------|
| none              | Zcea not implemented |
| 0.50.1            | Zcea version 0.50.1  |

Table 9.8: Values for Parameter Zcea\_version

#### 9.2.7 Parameter Zceb\_version

| Set to this value | Description          |
|-------------------|----------------------|
| none              | Zceb not implemented |
| 0.50.1            | Zceb version 0.50.1  |

Table 9.9: Values for Parameter Zceb\_version

#### 9.2.8 Parameter Zcee\_version

| Set to this value | Description           |
|-------------------|-----------------------|
| none              | Zcee not implemented  |
| 1.0.0-rc          | Zcee version 1.0.0-rc |

Table 9.10: Values for Parameter Zcee\_version

#### 9.3 Parameter values

These are the current parameter values.

| Name                 | Value    |
|----------------------|----------|
| Fundamental          |          |
| variant              | CV64A6   |
| user_version         | 20191213 |
| priv_version         | 1.10     |
| endian               | none     |
| $enable\_expanded$   | F        |
| endianFixed          | F        |
| misa_MXL             | 2        |
| misa_Extensions      | 0x141105 |
| add_Extensions       |          |
| sub_Extensions       |          |
| misa_Extensions_mask | 0        |
| add_Extensions_mask  |          |

| sub_Extensions_mask     |                   |
|-------------------------|-------------------|
| add_implicit_Extensions |                   |
| sub_implicit_Extensions |                   |
| Compressed_Extension    |                   |
| compress_version        | legacy            |
| Zcea_version            | none              |
| Zceb_version            | none              |
| Zcee_version            | none              |
| Interrupts_Exceptions   |                   |
| rnmi_version            | none              |
| mtvec_is_ro             | F                 |
| tvec_align              | 0                 |
| ecode_mask              | 0x7ffffffffffffff |
| ecode_nmi               | 0                 |
| tval_zero               | F                 |
| tval_zero_ebreak        | F                 |
| tval_ii_code            | F                 |
| trap_preserves_lr       | F                 |
| xret_preserves_lr       | F                 |
| reset_address           | 0                 |
| nmi_address             | 0                 |
| CLINT_address           | 0                 |
| local_int_num           | 0                 |
| unimp_int_mask          | 0                 |
| force_mideleg           | 0                 |
| force_sideleg           | 0                 |
| no_ideleg               | 0                 |
| no_edeleg               | 0                 |
| external_int_id         | F                 |
| Debug_Extension         |                   |
| debug_mode              | none              |
| Simulation_Artifact     |                   |
| use_hw_reg_names        | F                 |
| no_pseudo_inst          | F                 |
| verbose                 | F                 |
| traceVolatile           | F                 |
| enable_CSR_bus          | F                 |
| CSR_remap               |                   |
| ASID_cache_size         | 8                 |
| Memory                  |                   |
| updatePTEA              | F                 |
| updatePTED              | F                 |
| unaligned_low_pri       | F                 |
| unaligned               | F                 |
| unalignedAMO            | F                 |
| ·                       | •                 |

| amo_aborts_lr_sc         | F     |
|--------------------------|-------|
| $ASID_bits$              | 0     |
| lr_sc_grain              | 1     |
| Sv_modes                 | 0x701 |
| Instruction_CSR_Behavior |       |
| wfi_is_nop               | F     |
| counteren_mask           | 0     |
| noinhibit_mask           | 0     |
| cycle_undefined          | F     |
| time_undefined           | F     |
| $instret\_undefined$     | F     |
| hpmcounter_undefined     | F     |
| CSR_Masks                |       |
| mtvec_mask               | 0     |
| stvec_mask               | 0     |
| mip_mask                 | 0x337 |
| sip_mask                 | 0x103 |
| $mtvec\_sext$            | F     |
| stvec_sext               | F     |
| $MXL_{\text{writable}}$  | F     |
| $SXL_{writable}$         | F     |
| UXL_writable             | F     |
| Trigger                  |       |
| trigger_num              | 0     |
| PMP Configuration        |       |
| PMP_grain                | 0     |
| PMP_registers            | 0     |
| PMP_max_page             | 0     |
| PMP_decompose            | F     |
| PMP_undefined            | F     |
| PMP_maskparams           | F     |
| PMP_initialparams        | F     |
| Other_Extensions         |       |
| Svnapot_page_mask        | 0     |
| Smstateen                | F     |
| Svpbmt                   | F     |
| Svinval                  | F     |
| Zicsr                    | Т     |
| Zifencei                 | T     |
| Zicbom                   | F     |
| Zicbop                   | F     |
| Zicboz                   | F     |
| Zmmul                    | F     |
| CSR_Defaults             |       |
| mvendorid                | 0     |

| marchid              | 0  |
|----------------------|----|
| mimpid               | 0  |
| mhartid              | 0  |
| mtvec                | 0  |
| Floating_Point       |    |
| mstatus_FS_zero      | F  |
| Fast_Interrupt       |    |
| CLICLEVELS           | 0  |
| extension            |    |
| debug*               | F  |
| mcountinhibit_reset* | 13 |

Table 9.11: Parameter values

 $<sup>^{*}</sup>$  Parameters marked with an asterisk are part of the processor extension library.

# **Execution Modes**

| Mode       | Code | Description     |
|------------|------|-----------------|
| User       | 0    | User mode       |
| Supervisor | 1    | Supervisor mode |
| Machine    | 3    | Machine mode    |

Table 10.1: Modes implemented in: Hart

# Exceptions

| Exception                    | Code       | Description                                   |
|------------------------------|------------|---|
| InstructionAddressMisaligned | 0          | Fetch from unaligned address                  |
| InstructionAccessFault       | 1          | No access permission for fetch                |
| IllegalInstruction           | 2          | Undecoded, unimplemented or disabled instruc- |
|                              |            | tion  |
| Breakpoint                   | 3          | EBREAK instruction executed                   |
| LoadAddressMisaligned        | 4          | Load from unaligned address                   |
| LoadAccessFault              | 5          | No access permission for load                 |
| StoreAMOAddressMisaligned    | 6          | Store/atomic memory operation at unaligned    |
|                              |            | address                                       |
| StoreAMOAccessFault          | 7          | No access permission for store/atomic memory  |
|                              |            | operation                                     |
| EnvironmentCallFromUMode     | 8          | ECALL instruction executed in User mode       |
| EnvironmentCallFromSMode     | 9          | ECALL instruction executed in Supervisor      |
|                              |            | mode  |
| EnvironmentCallFromMMode     | 11         | ECALL instruction executed in Machine mode    |
| InstructionPageFault         | 12         | Page fault at fetch address                   |
| LoadPageFault                | 13         | Page fault at load address                    |
| StoreAMOPageFault            | 15         | Page fault at store/atomic memory operation   |
|                              |            | address                                       |
| SSWInterrupt                 | 65         | Supervisor software interrupt                 |
| MSWInterrupt                 | 67         | Machine software interrupt                    |
| STimerInterrupt              | 69         | Supervisor timer interrupt                    |
| MTimerInterrupt              | 71         | Machine timer interrupt                       |
| SExternalInterrupt           | 73         | Supervisor external interrupt                 |
| MExternalInterrupt           | 75         | Machine external interrupt                    |
| GenericNMI                   | 4294967295 | Generic NMI                                   |

Table 11.1: Exceptions implemented in: Hart

## Hierarchy of the model

A CPU core may be configured to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy. Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

#### 12.1 Level 1: Hart

This level in the model hierarchy has 6 commands.

This level in the model hierarchy has 5 register groups:

| Group name                    | Registers |
|-------------------------------|-----------|
| Core                          | 33        |
| User_Control_and_Status       | 32        |
| Supervisor_Control_and_Status | 10        |
| Machine_Control_and_Status    | 94        |
| Integration_support           | 6         |

Table 12.1: Register groups

This level in the model hierarchy has no children.

## **Model Commands**

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

#### 13.1 Level 1: Hart

#### 13.1.1 debugflags

show or modify the processor debug flags

| Argument | Type    | Description                                    |  |
|----------|---------|--|--|
| -get     | Boolean | print current processor flags value            |  |
| -mask    | Boolean | print valid debug flag bits                    |  |
| -set     | Int32   | new processor flags (only flags 0x00000006 car |  |
|          |         | be modified)                                   |  |

Table 13.1: debugflags command arguments

#### 13.1.2 dumpTLB

#### 13.1.2.1 Argument description

show TLB contents

#### 13.1.3 getCSRIndex

Return index for a named CSR (or -1 if no matching CSR)

| Argument | Type   | Description |
|----------|--------|-------------|
| -name    | String | CSR name    |

Table 13.2: getCSRIndex command arguments

#### 13.1.4 isync

specify instruction address range for synchronous execution

| Argument | Type | Description |
|----------|------|-------------|
|----------|------|-------------|

| -addresshi | Uns64 | end address of synchronous execution range   |
|------------|-------|--|
| -addresslo | Uns64 | start address of synchronous execution range |

Table 13.3: isync command arguments

#### 13.1.5 itrace

enable or disable instruction tracing

| Argument          | Type    | Description                                   |
|-------------------|---------|---|
| -after            | Uns64   | apply after this many instructions            |
| -enable           | Boolean | enable instruction tracing                    |
| -instructioncount | Boolean | include the instruction number in each trace  |
| -memory           | String  | show memory accesses by this instruction. Ar- |
|                   |         | gument can be any combination of X (execute), |
|                   |         | A (load or store access) and S (system)       |
| -mode             | Boolean | show processor mode changes                   |
| -off              | Boolean | disable instruction tracing                   |
| -on               | Boolean | enable instruction tracing                    |
| -processorname    | Boolean | Include processor name in all trace lines     |
| -registerchange   | Boolean | show registers changed by this instruction    |
| -registers        | Boolean | show registers after each trace               |

Table 13.4: itrace command arguments

#### 13.1.6 listCSRs

#### 13.1.6.1 Argument description

List all CSRs in index order

# Registers

### 14.1 Level 1: Hart

### 14.1.1 Core

Registers at level:1, type:Hart group:Core

| Name | Bits | Initial-Hex | RW | Description     |
|------|------|-------------|----|-----------------|
| zero | 64   | 0           | r- |                 |
| ra   | 64   | 0           | rw |                 |
| sp   | 64   | 0           | rw | stack pointer   |
| gp   | 64   | 0           | rw |                 |
| tp   | 64   | 0           | rw |                 |
| t0   | 64   | 0           | rw |                 |
| t1   | 64   | 0           | rw |                 |
| t2   | 64   | 0           | rw |                 |
| s0   | 64   | 0           | rw |                 |
| s1   | 64   | 0           | rw |                 |
| a0   | 64   | 0           | rw |                 |
| a1   | 64   | 0           | rw |                 |
| a2   | 64   | 0           | rw |                 |
| a3   | 64   | 0           | rw |                 |
| a4   | 64   | 0           | rw |                 |
| a5   | 64   | 0           | rw |                 |
| a6   | 64   | 0           | rw |                 |
| a7   | 64   | 0           | rw |                 |
| s2   | 64   | 0           | rw |                 |
| s3   | 64   | 0           | rw |                 |
| s4   | 64   | 0           | rw |                 |
| s5   | 64   | 0           | rw |                 |
| s6   | 64   | 0           | rw |                 |
| s7   | 64   | 0           | rw |                 |
| s8   | 64   | 0           | rw |                 |
| s9   | 64   | 0           | rw |                 |
| s10  | 64   | 0           | rw |                 |
| s11  | 64   | 0           | rw |                 |
| t3   | 64   | 0           | rw |                 |
| t4   | 64   | 0           | rw |                 |
| t5   | 64   | 0           | rw |                 |
| t6   | 64   | 0           | rw |                 |
| pc   | 64   | 0           | rw | program counter |

Table 14.1: Registers at level 1, type:Hart group:Core

#### 14.1.2 User\_Control\_and\_Status

Registers at level:1, type:Hart group:User\_Control\_and\_Status

| Name         | Bits | Initial-Hex | RW | Description                    |
|--------------|------|-------------|----|--------------------------------|
| cycle        | 64   | 0           | r- | Cycle Counter                  |
| time         | 64   | 0           | r- | Timer                          |
| instret      | 64   | 0           | r- | Instructions Retired           |
| hpmcounter3  | 64   | 0           | r- | Performance Monitor Counter 3  |
| hpmcounter4  | 64   | 0           | r- | Performance Monitor Counter 4  |
| hpmcounter5  | 64   | 0           | r- | Performance Monitor Counter 5  |
| hpmcounter6  | 64   | 0           | r- | Performance Monitor Counter 6  |
| hpmcounter7  | 64   | 0           | r- | Performance Monitor Counter 7  |
| hpmcounter8  | 64   | 0           | r- | Performance Monitor Counter 8  |
| hpmcounter9  | 64   | 0           | r- | Performance Monitor Counter 9  |
| hpmcounter10 | 64   | 0           | r- | Performance Monitor Counter 10 |
| hpmcounter11 | 64   | 0           | r- | Performance Monitor Counter 11 |
| hpmcounter12 | 64   | 0           | r- | Performance Monitor Counter 12 |
| hpmcounter13 | 64   | 0           | r- | Performance Monitor Counter 13 |
| hpmcounter14 | 64   | 0           | r- | Performance Monitor Counter 14 |
| hpmcounter15 | 64   | 0           | r- | Performance Monitor Counter 15 |
| hpmcounter16 | 64   | 0           | r- | Performance Monitor Counter 16 |
| hpmcounter17 | 64   | 0           | r- | Performance Monitor Counter 17 |
| hpmcounter18 | 64   | 0           | r- | Performance Monitor Counter 18 |
| hpmcounter19 | 64   | 0           | r- | Performance Monitor Counter 19 |
| hpmcounter20 | 64   | 0           | r- | Performance Monitor Counter 20 |
| hpmcounter21 | 64   | 0           | r- | Performance Monitor Counter 21 |
| hpmcounter22 | 64   | 0           | r- | Performance Monitor Counter 22 |
| hpmcounter23 | 64   | 0           | r- | Performance Monitor Counter 23 |
| hpmcounter24 | 64   | 0           | r- | Performance Monitor Counter 24 |
| hpmcounter25 | 64   | 0           | r- | Performance Monitor Counter 25 |
| hpmcounter26 | 64   | 0           | r- | Performance Monitor Counter 26 |
| hpmcounter27 | 64   | 0           | r- | Performance Monitor Counter 27 |
| hpmcounter28 | 64   | 0           | r- | Performance Monitor Counter 28 |
| hpmcounter29 | 64   | 0           | r- | Performance Monitor Counter 29 |
| hpmcounter30 | 64   | 0           | r- | Performance Monitor Counter 30 |
| hpmcounter31 | 64   | 0           | r- | Performance Monitor Counter 31 |

Table 14.2: Registers at level 1, type:Hart group:User\_Control\_and\_Status

### 14.1.3 Supervisor\_Control\_and\_Status

Registers at level:1, type:Hart group:Supervisor\_Control\_and\_Status

| Name       | Bits | Initial-Hex | RW | Description                          |  |
|------------|------|-------------|----|--------------------------------------|--|
| sstatus    | 64   | 2 00000000  | rw | Supervisor Status                    |  |
| sie        | 64   | 0           | rw | Supervisor Interrupt Enable          |  |
| stvec      | 64   | 0           | rw | Supervisor Trap-Vector Base-Address  |  |
| scounteren | 64   | 0           | rw | Supervisor Counter Enable            |  |
| sscratch   | 64   | 0           | rw | Supervisor Scratch                   |  |
| sepc       | 64   | 0           | rw | Supervisor Exception Program Counter |  |
| scause     | 64   | 0           | rw | Supervisor Cause                     |  |

| S | stval | 64 | 0 | rw | rw   Supervisor Trap Value                    |  |
|---|-------|----|---|----|---|--|
| S | sip   | 64 | 0 | rw | Supervisor Interrupt Pending                  |  |
| S | satp  | 64 | 0 | rw | Supervisor Address Translation and Protection |  |

Table 14.3: Registers at level 1, type:Hart group:Supervisor\_Control\_and\_Status

#### 14.1.4 Machine\_Control\_and\_Status

Registers at level:1, type:Hart group:Machine\_Control\_and\_Status

| Name        | Bits | Initial-Hex | RW | Description                                 |
|-------------|------|-------------|----|---|
| mstatus     | 64   | a 00000000  | rw | Machine Status                              |
| misa        | 64   | 80000000    | rw | ISA and Extensions                          |
|             |      | 00141105    |    |   |
| medeleg     | 64   | 0           | rw | Machine Exception Delegation                |
| mideleg     | 64   | 0           | rw | Machine Interrupt Delegation                |
| mie         | 64   | 0           | rw | Machine Interrupt Enable                    |
| mtvec       | 64   | 0           | rw | Machine Trap-Vector Base-Address            |
| mcounteren  | 64   | 0           | rw | Machine Counter Enable                      |
| mhpmevent3  | 64   | 0           | rw | Machine Performance Monitor Event Select 3  |
| mhpmevent4  | 64   | 0           | rw | Machine Performance Monitor Event Select 4  |
| mhpmevent5  | 64   | 0           | rw | Machine Performance Monitor Event Select 5  |
| mhpmevent6  | 64   | 0           | rw | Machine Performance Monitor Event Select 6  |
| mhpmevent7  | 64   | 0           | rw | Machine Performance Monitor Event Select 7  |
| mhpmevent8  | 64   | 0           | rw | Machine Performance Monitor Event Select 8  |
| mhpmevent9  | 64   | 0           | rw | Machine Performance Monitor Event Select 9  |
| mhpmevent10 | 64   | 0           | rw | Machine Performance Monitor Event Select 10 |
| mhpmevent11 | 64   | 0           | rw | Machine Performance Monitor Event Select 11 |
| mhpmevent12 | 64   | 0           | rw | Machine Performance Monitor Event Select 12 |
| mhpmevent13 | 64   | 0           | rw | Machine Performance Monitor Event Select 13 |
| mhpmevent14 | 64   | 0           | rw | Machine Performance Monitor Event Select 14 |
| mhpmevent15 | 64   | 0           | rw | Machine Performance Monitor Event Select 15 |
| mhpmevent16 | 64   | 0           | rw | Machine Performance Monitor Event Select 16 |
| mhpmevent17 | 64   | 0           | rw | Machine Performance Monitor Event Select 17 |
| mhpmevent18 | 64   | 0           | rw | Machine Performance Monitor Event Select 18 |
| mhpmevent19 | 64   | 0           | rw | Machine Performance Monitor Event Select 19 |
| mhpmevent20 | 64   | 0           | rw | Machine Performance Monitor Event Select 20 |
| mhpmevent21 | 64   | 0           | rw | Machine Performance Monitor Event Select 21 |
| mhpmevent22 | 64   | 0           | rw | Machine Performance Monitor Event Select 22 |
| mhpmevent23 | 64   | 0           | rw | Machine Performance Monitor Event Select 23 |
| mhpmevent24 | 64   | 0           | rw | Machine Performance Monitor Event Select 24 |
| mhpmevent25 | 64   | 0           | rw | Machine Performance Monitor Event Select 25 |
| mhpmevent26 | 64   | 0           | rw | Machine Performance Monitor Event Select 26 |
| mhpmevent27 | 64   | 0           | rw | Machine Performance Monitor Event Select 27 |
| mhpmevent28 | 64   | 0           | rw | Machine Performance Monitor Event Select 28 |
| mhpmevent29 | 64   | 0           | rw | Machine Performance Monitor Event Select 29 |
| mhpmevent30 | 64   | 0           | rw | Machine Performance Monitor Event Select 30 |
| mhpmevent31 | 64   | 0           | rw | Machine Performance Monitor Event Select 31 |
| mscratch    | 64   | 0           | rw | Machine Scratch                             |
| mepc        | 64   | 0           | rw | Machine Exception Program Counter           |
| mcause      | 64   | 0           | rw | Machine Cause                               |
| mtval       | 64   | 0           | rw | Machine Trap Value                          |
| mip         | 64   | 0           | rw | Machine Interrupt Pending                   |
| pmpcfg0     | 64   | 0           | rw | Physical Memory Protection Configuration 0  |
| pmpcfg2     | 64   | 0           | rw | Physical Memory Protection Configuration 2  |
| pmpaddr0    | 64   | 0           | rw | Physical Memory Protection Address 0        |

| pmpaddr1                       | 64              | 0 | 2277 | Physical Memory Protection Address 1   |
|--------------------------------|-----------------|---|------|--|
| pmpaddr2                       | 64              | 0 | rw   | Physical Memory Protection Address 1 Physical Memory Protection Address 2      |
| pmpaddr3                       | 64              | 0 | rw   | Physical Memory Protection Address 2 Physical Memory Protection Address 3      |
| pmpaddr4                       | 64              | 0 | rw   | Physical Memory Protection Address 4   |
| pmpaddr5                       | 64              | 0 | rw   | Physical Memory Protection Address 5   |
| pmpaddr6                       | 64              | 0 | rw   | Physical Memory Protection Address 6   |
| pmpaddr7                       | 64              | 0 | rw   | Physical Memory Protection Address 7   |
| pmpaddr8                       | 64              | 0 | rw   | Physical Memory Protection Address 8   |
| pmpaddr9                       | 64              | 0 | rw   | Physical Memory Protection Address 9   |
| pmpaddr10                      | 64              | 0 | rw   | Physical Memory Protection Address 9 Physical Memory Protection Address 10     |
| pmpaddr11                      | 64              | 0 | rw   | Physical Memory Protection Address 10 Physical Memory Protection Address 11    |
| pmpaddr12                      | 64              | 0 | rw   | Physical Memory Protection Address 12  |
| pmpaddr13                      | 64              | 0 |      | Physical Memory Protection Address 12 Physical Memory Protection Address 13    |
| pmpaddr14                      | 64              | 0 | rw   | Physical Memory Protection Address 14  |
| pmpaddr15                      | 64              | 0 | rw   | Physical Memory Protection Address 15  |
| mcycle                         | 64              | 0 | rw   | Machine Cycle Counter  |
| minstret                       | 64              | 0 | rw   | Machine Instructions Retired   |
| mhpmcounter3                   | 64              | 0 | rw   | Machine Performance Monitor Counter 3  |
| mhpmcounter4                   | 64              | 0 | rw   | Machine Performance Monitor Counter 3  Machine Performance Monitor Counter 4   |
| mnpmcounter4<br>mhpmcounter5   | 64              | 0 | rw   | Machine Performance Monitor Counter 4  Machine Performance Monitor Counter 5   |
| mhpmcounter6                   | 64              | 0 | rw   | Machine Performance Monitor Counter 6  |
|                                | 64              | 0 | rw   | Machine Performance Monitor Counter 6  Machine Performance Monitor Counter 7   |
| mhpmcounter7                   | 64              | 0 | rw   | Machine Performance Monitor Counter 7  Machine Performance Monitor Counter 8   |
| mhpmcounter8<br>mhpmcounter9   | 64              | 0 | rw   | Machine Performance Monitor Counter 8  Machine Performance Monitor Counter 9   |
| *                              | 64              | 0 | rw   | Machine Performance Monitor Counter 9  Machine Performance Monitor Counter 10  |
| mhpmcounter10                  |                 |   | rw   |  |
| mhpmcounter11                  | 64              | 0 | rw   | Machine Performance Monitor Counter 11   |
| mhpmcounter12<br>mhpmcounter13 | 64              | 0 | rw   | Machine Performance Monitor Counter 12  Machine Performance Monitor Counter 13 |
|                                |                 | 0 | rw   | Machine Performance Monitor Counter 13  Machine Performance Monitor Counter 14 |
| mhpmcounter14                  | 64              | 0 | rw   | Machine Performance Monitor Counter 14  Machine Performance Monitor Counter 15 |
| mhpmcounter15                  |                 |   | rw   |  |
| mhpmcounter16<br>mhpmcounter17 | 64              | 0 | rw   | Machine Performance Monitor Counter 16  Machine Performance Monitor Counter 17 |
|                                |                 | 0 | rw   |  |
| mhpmcounter18                  | 64              | 0 | rw   | Machine Performance Monitor Counter 18   |
| mhpmcounter19                  | 64              | 0 | rw   | Machine Performance Monitor Counter 19  Machine Performance Monitor Counter 20 |
| mhpmcounter20                  |                 | 0 | rw   | Machine Performance Monitor Counter 20  Machine Performance Monitor Counter 21 |
| mhpmcounter21<br>mhpmcounter22 | 64              | 0 | rw   | Machine Performance Monitor Counter 21  Machine Performance Monitor Counter 22 |
| mnpmcounter22<br>mhpmcounter23 | $\frac{64}{64}$ | 0 | rw   | Machine Performance Monitor Counter 22  Machine Performance Monitor Counter 23 |
| mnpmcounter23<br>mhpmcounter24 | 64              | 0 | rw   | Machine Performance Monitor Counter 23  Machine Performance Monitor Counter 24 |
|                                | 64              | 0 | rw   | Machine Performance Monitor Counter 24  Machine Performance Monitor Counter 25 |
| mhpmcounter25<br>mhpmcounter26 | 64              | 0 | rw   | Machine Performance Monitor Counter 25  Machine Performance Monitor Counter 26 |
| mhpmcounter27                  | 64              | 0 | rw   | Machine Performance Monitor Counter 26  Machine Performance Monitor Counter 27 |
| mhpmcounter28                  | 64              | 0 | rw   | Machine Performance Monitor Counter 27  Machine Performance Monitor Counter 28 |
| mhpmcounter29                  | 64              | 0 | rw   | Machine Performance Monitor Counter 28  Machine Performance Monitor Counter 29 |
| mhpmcounter30                  | 64              | 0 | rw   | Machine Performance Monitor Counter 29  Machine Performance Monitor Counter 30 |
| mhpmcounter31                  | 64              | 0 | rw   | Machine Performance Monitor Counter 30  Machine Performance Monitor Counter 31 |
| mnpmcounter31<br>mvendorid     |                 | 0 | rw   | Vendor ID  |
| mvendorid                      | 64              | 0 | r-   | Architecture ID  |
|                                | $\frac{64}{64}$ | 0 | r-   | Implementation ID  |
| mimpid<br>mhartid              | 64              | 0 | r-   | Hardware Thread ID   |
| mnar ud                        | 04              | U | r-   | Hardware Tillead ID  |

Table 14.4: Registers at level 1, type:Hart group:Machine\_Control\_and\_Status

#### 14.1.5 Integration\_support

Registers at level:1, type:Hart group:Integration\_support

| Name         | Bits | Initial-Hex   | RW | Description                             |
|--------------|------|---------------|----|---|
| LRSCAddress  | 64   | TITHTH THTHTH | rw | LR/SC active lock address               |
| commercial   | 8    | 0             | r- | Commercial feature in use               |
| PTWStage     | 8    | 0             | r- | PTW active stage (0:none 1:HS 2:VS 3:G) |
| PTWInputAddr | 64   | 0             | r- | PTW input address                       |
| PTWLevel     | 8    | 0             | r- | PTW active level                        |
| ASYNCPE      | 8    | 0             | r- | Asynchronous Event Pending & Enabled    |

Table 14.5: Registers at level 1, type:Hart group:Integration\_support