

## OVP Guide to Using Processor Models

# Model specific information for OpenHwGroup\_CV32A6

Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com



Author	Imperas Software Limited
Version	20230201.0
Filename	OVP_Model_Specific_Information_openhwgroup_riscv_CV32A6.pdf
Created	1 February 2023
Status	OVP Standard Release

### Copyright Notice

Copyright (c) 2023 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

### Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

# Contents

1	Ove	rview	1
	1.1	Description	1
	1.2	Licensing	1
	1.3	Extensions	2
		1.3.1 Extensions Enabled by Default	2
	1.4	General Features	2
		1.4.1 mtvec CSR	2
		1.4.2 stvec CSR	3
		1.4.3 Reset	3
		1.4.4 NMI	3
		1.4.5 WFI	3
		1.4.6 cycle CSR	3
		1.4.7 instret CSR	4
		1.4.8 hpmcounter CSR	4
		1.4.9 time CSR	4
		1.4.10 mcycle CSR	4
		1.4.11 minstret CSR	4
		1.4.12 mhpmcounter CSR	4
		1.4.13 Virtual Memory	4
		1.4.14 Unaligned Accesses	5
		1.4.15 PMP	5
		1.4.16 Time and Timers	5
	1.5	Compressed Extension	6
		1.5.1 Compressed Extension Parameters	6
		1.5.2 Legacy Version 1.10	6
		1.5.3 Version 0.70.1	6
		1.5.4 Version 0.70.5	6
		1.5.5 Version 1.0.0-RC5.7	7
	1.6	Privileged Architecture	7
		1.6.1 Legacy Version 1.10	7
		1.6.2 Version 20190608	7
		1.6.3 Version 20211203	7
		1.6.4 Version 1.12	7
		1.6.5 Version master	8
	1.7	Unprivileged Architecture	8
		1.7.1 Legacy Version 2.2	8
		1.7.2 Version 20191213	8

1.8	Other Extensions	8
	1.8.1 Zmmul	8
	1.8.2 Zicsr	8
	1.8.3 Zifencei	9
	1.8.4 Zicbom	9
	1.8.5 Zicbop	9
	1.8.6 Zicboz	9
	1.8.7 Smstateen	9
	1.8.8 Zawrs	9
1.9	CLIC	10
	Advanced Interrupt Architecture	10
	Load-Reserved/Store-Conditional Locking	10
	Active Atomic Operation Indication	11
		11
	Interrupts	
1.14	Debug Mode	12
	1.14.1 Debug State Entry	12
	1.14.2 Debug State Exit	13
	1.14.3 Debug Registers	13
	1.14.4 Debug Mode Execution	13
	1.14.5 Debug Single Step	14
	1.14.6 Debug Event Priorities	14
	1.14.7 Debug Ports	14
	1.14.8 Debug Mode Versions	14
	1.14.9 Version 0.13.2-DRAFT	14
	1.14.10 Version 0.14.0-DRAFT	14
	1.14.11 Version 1.0.0-STABLE	14
	1.14.12 Version 1.0-STABLE	15
1.15	Debug Mask	15
	Integration Support	15
	1.16.1 CSR Register External Implementation	$15^{-3}$
	1.16.2 LR/SC Active Address	15
	1.16.3 Page Table Walk Introspection	16
1 17	Instruction Disassembly	
	Limitations	16
	Verification	17
	References	
1.20	References	17
One	enhwgroup-Specific Extensions	18
2.1	Parameter: extensions/PULP_XPULP	18
2.2	PULP_XPULP Extension Status	18
$\frac{2.2}{2.3}$	PMA Extension Status	19
$\frac{2.3}{2.4}$	Custom Bus Fault Extension Status	19
$\frac{2.4}{2.5}$		19
2.0	Secure Exceptions Status	19
Cor	figuration	20
3.1	Location	20
3.2	GDB Path	20
3.3	Semi-Host Library	20
	v	_

 $\mathbf{2}$ 

3

	3.4 3.5 3.6	Quant	ssor Endian-ness	20 20 20
4	All	Varian	nts in this model	21
5	Bus	Maste	er Ports	22
6	Bus	Slave	Ports	23
7	Net	Ports		24
8	FIF	O Port	ts	<b>25</b>
9	9.1 9.2 9.3	Extens Param 9.2.1 9.2.2 9.2.3 9.2.4 9.2.5 9.2.6 9.2.7 9.2.8 9.2.9 9.2.10	sion Parameters sion Parameters neters with enumerated types Parameter user_version Parameter priv_version Parameter compress_version Parameter rnmi_version Parameter debug_mode Parameter lr_sc_constraint Parameter amo_constraint Parameter Zcea_version Parameter Zceb_version Parameter Zcee_version neter values	26 29 29 29 30 30 30 30 31 31 31
10	Exe	cution	Modes	35
11	Exc	eption	${f s}$	36
<b>12</b>		•	<b>of the model</b> 1: Hart	<b>37</b>
13		Level 13.1.1 13.1.2 13.1.3 13.1.4 13.1.5	mmands  1: Hart debugflags . dumpTLB .  13.1.2.1 Argument description getCSRIndex isync . itrace . listCSRs .  13.1.6.1 Argument description	38 38 38 38 38 38 39 39
14	$\mathbf{Reg}$	isters		40
	14.1	Level	1: Hart	40
		14.1.1	Core	40

## $Imperas\ OVP\ Fast\ Processor\ Model\ Documentation\ for\ OpenHwGroup\_CV32A6$

14.1.2	User_Control_and_Status	4
14.1.3	Supervisor_Control_and_Status	42
14.1.4	Machine_Control_and_Status	42
14.1.5	Integration support	4

## Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

## 1.1 Description

RISC-V CV32A6 32-bit processor model

## 1.2 Licensing

This Model is released under the Open Source Apache 2.0

#### 1.3 Extensions

#### 1.3.1 Extensions Enabled by Default

The model has the following architectural extensions enabled, and the corresponding bits in the misa CSR Extensions field will be set upon reset:

misa bit 0: extension A (atomic instructions)

misa bit 2: extension C (compressed instructions)

misa bit 8: RV32I/RV64I/RV128I base integer instruction set

misa bit 12: extension M (integer multiply/divide instructions)

misa bit 18: extension S (Supervisor mode)

misa bit 20: extension U (User mode)

To specify features that can be dynamically enabled or disabled by writes to the misa register in addition to those listed above, use parameter "add\_Extensions\_mask". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension can be enabled or disabled by writes to the misa register, if supported on this variant. Parameter "sub\_Extensions\_mask" can be used to disable dynamic update of features in the same way.

Legacy parameter "misa\_Extensions\_mask" can also be used. This Uns32-valued parameter specifies all writable bits in the misa Extensions field, replacing any permitted bits defined in the base variant.

Note that any features that are indicated as present in the misa mask but absent in the misa will be ignored. See the next section.

#### 1.4 General Features

#### 1.4.1 mtvec CSR

On this variant, the Machine trap-vector base-address register (mtvec) is writable. It can instead be configured as read-only using parameter "mtvec\_is\_ro".

Values written to "mtvec" are masked using the value 0xfffffffd. A different mask of writable bits may be specified using parameter "mtvec\_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec\_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec\_align" defaults to 0, implying no alignment constraint.

If parameter "mtvec\_sext" is True, values written to "mtvec" are sign-extended from the most-significant writable bit. In this variant, "mtvec\_sext" is False, indicating that "mtvec" is not sign-extended.

The initial value of "mtvec" is 0x0. A different value may be specified using parameter "mtvec" if required.

#### 1.4.2 styec CSR

Values written to "stvec" are masked using the value 0xfffffffd. A different mask of writable bits may be specified using parameter "stvec\_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec\_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec\_align" defaults to 0, implying no alignment constraint.

If parameter "stvec\_sext" is True, values written to "stvec" are sign-extended from the most-significant writable bit. In this variant, "stvec\_sext" is False, indicating that "stvec" is not sign-extended.

#### 1.4.3 Reset

On reset, the model will restart at address 0x0. A different reset address may be specified using parameter "reset\_address" or applied using optional input port "reset\_addr" if required.

#### 1.4.4 NMI

On an NMI, the model will restart at address 0x0; a different NMI address may be specified using parameter "nmi\_address" or applied using optional input port "nmi\_addr" if required. The cause reported on an NMI is 0x0 by default; a different cause may be specified using parameter "ecode\_nmi" or applied using optional input port "nmi\_cause" if required.

If parameter "rnmi\_version" is not "none", resumable NMIs are supported, managed by additional CSRs "mnscratch", "mnepc", "mncause" and "mnstatus", following the indicated version of the Resumable NMI extension proposal. In this variant, "rnmi\_version" is "none".

The NMI input is level-sensitive. To instead specify that the NMI input is latched on the rising edge of the NMI signal, set parameter "nmi\_is\_latched" to True.

#### 1.4.5 WFI

WFI will halt the processor until an interrupt occurs. It can instead be configured as a NOP by setting parameter "wfi\_is\_nop" to True.

The nominal time limit for WFI instructions can be set by parameter "TW\_time\_limit". In this variant, the time limit is 0 cycles.

Parameter "wfi\_resume\_not\_trap" is 0 on this variant, meaning that pending wakeup events when WFI is executed will not prevent a trap occurring. if "wfi\_resume\_not\_trap" is set to 1 then pending wakeup events when WFI is executed will cause the WFI to be treated as a NOP.

#### 1.4.6 cycle CSR

The "cycle" CSR is implemented in this variant. Set parameter "cycle\_undefined" to True to instead specify that "cycle" is unimplemented and accesses should cause Illegal Instruction traps.

#### 1.4.7 instret CSR

The "instret" CSR is implemented in this variant. Set parameter "instret\_undefined" to True to instead specify that "instret" is unimplemented and accesses should cause Illegal Instruction traps.

#### 1.4.8 hpmcounter CSR

The "hpmcounter" CSRs are implemented in this variant. Set parameter "hpmcounter\_undefined" to True to instead specify that "hpmcounter" CSRs are unimplemented and accesses should cause Illegal Instruction traps.

#### 1.4.9 time CSR

The "time" CSR is implemented in this variant. Set parameter "time\_undefined" to True to instead specify that "time" is unimplemented and reads of it should cause Illegal Instruction traps. Usually, the value of the "time" CSR should be provided by the platform - see section "Time and Timers" for more information.

#### 1.4.10 mcycle CSR

The "mcycle" CSR is implemented in this variant. Set parameter "mcycle\_undefined" to True to instead specify that "mcycle" is unimplemented and accesses should cause Illegal Instruction traps.

#### 1.4.11 minstret CSR

The "minstret" CSR is implemented in this variant. Set parameter "minstret\_undefined" to True to instead specify that "minstret" is unimplemented and accesses should cause Illegal Instruction traps.

#### 1.4.12 mhpmcounter CSR

The "mhpmcounter" CSRs are implemented in this variant. Set parameter "mhpmcounter\_undefined" to True to instead specify that "mhpmcounter" CSRs are unimplemented and accesses should cause Illegal Instruction traps.

#### 1.4.13 Virtual Memory

This variant supports address translation modes 0 (bare) and 1 (Sv32). Use parameter "Sv\_modes" to specify a bit mask of different implemented modes if required; for example, setting "Sv\_modes" to (1 << 0)+(1 << 8) indicates that mode 0 (bare) and mode 8 (Sv39) are implemented. These indices correspond to writable values in the satp.MODE CSR field.

A 0-bit ASID is implemented. Use parameter "ASID\_bits" to specify a different implemented ASID size if required.

TLB behavior is controlled by parameter "ASIDCacheSize". If this parameter is 0, then an unlimited number of TLB entries will be maintained concurrently. If this parameter is non-zero, then only TLB entries for up to "ASIDCacheSize" different ASIDs will be maintained concurrently initially; as new ASIDs are used, TLB entries for less-recently used ASIDs are deleted, which improves model performance in some cases. If the model detects that the TLB entry cache is too small (entry ejections are very frequent), it will increase the cache size automatically. In this variant, "ASIDCacheSize" is 8.

Boolean parameter "ignore\_non\_leaf\_DAU" specifies how non-zero D, A and U fields in non-leaf PTE entries are handled. If "ignore\_non\_leaf\_DAU" is False, then using such entries will trigger Page Fault traps. If "ignore\_non\_leaf\_DAU" is True, then such entries will be handled as if D, A and U fields are all zero. In this variant, "ignore\_non\_leaf\_DAU" is 0.

#### 1.4.14 Unaligned Accesses

Unaligned memory accesses are not supported by this variant. Set parameter "unaligned" to "T" to enable such accesses.

Unaligned memory accesses are not supported for AMO instructions by this variant. Set parameter "Zam" to "T" to enable such accesses.

Address misaligned exceptions are higher priority than page fault or access fault exceptions on this variant. Set parameter "unaligned\_low\_pri" to "T" to specify that they are lower priority instead.

#### 1.4.15 PMP

A PMP unit is not implemented by this variant. Set parameter "PMP\_registers" to indicate that the unit should be implemented with that number of PMP entries.

Accesses to unimplemented PMP registers are write-ignored and read as zero on this variant. Set parameter "PMP\_undefined" to True to indicate that such accesses should cause Illegal Instruction exceptions instead.

#### 1.4.16 Time and Timers

A RISC-V hart requires a time source to be available in any of the following cases:

- 1. The "time" CSR is implemented ("time\_undefined" is False);
- 2. The "Sstc" extension is present ("Sstc" is True);
- 3. The internal CLINT model is enabled ("CLINT\_address" is non-zero).

For cases 1 and 2, a 64-bit input port "mtime" is present. If this port is connected, it must be driven periodically by an external source with the current time value, which is visible in the "time" CSR and used for timer calculations by the "Sstc" extension. If the port is not connected, the value of time is internally derived with a period specified by the "mtime\_Hz" parameter (1e+06Hz by default).

For case 3, time is always internally derived and the "mtime" port is not present.

If the "time" CSR is implemented but the "Sstc" extension and the internal CLINT model are both absent, then it is also possible to implement the "time" CSR using a read callback on the CSR bus instead of using the "mtime" port: this may improve simulation performance if "time" increments at high frequency. See section "CSR Register External Implementation" for more information.

### 1.5 Compressed Extension

Standard compressed instructions are present in this variant. Legacy compressed extension features may also be configured using parameters described below. Use parameter "compress\_version" to enable more recent compressed extension features if required. See the following sections for detailed information about differences between each supported version.

#### 1.5.1 Compressed Extension Parameters

Parameter "Zcea\_version" is used to specify the version of Zcea instructions present. By default, "Zcea\_version" is set to "none" in this variant. Updates to this parameter require a commercial product license.

Parameter "Zceb\_version" is used to specify the version of Zceb instructions present. By default, "Zceb\_version" is set to "none" in this variant. Updates to this parameter require a commercial product license.

Parameter "Zcee\_version" is used to specify the version of Zcee instructions present. By default, "Zcee\_version" is set to "none" in this variant. Updates to this parameter require a commercial product license.

### 1.5.2 Legacy Version 1.10

Legacy encodings with version specified using Zcea, Zceb and Zcee parameters.

#### 1.5.3 Version 0.70.1

All instruction encodings changed from legacy version, with instructions divided into Zca, Zcf, Zcb, Zcmb, Zcmp, Zcmpe and Zcmt subsets.

#### 1.5.4 Version 0.70.5

Version 0.70.5, with these changes compared to version 0.70.1:

- access to jt and jalt instructions is enabled by Smstateen.
- jvt.base is WARL and fewer bits than the maximum can be implemented

#### 1.5.5 Version 1.0.0-RC5.7

Version 1.0.0-RC5.7, with these changes compared to version 0.70.5:

- encodings of jt and jalt instructions changed.
- Zcmb and Zcmpe subsets removed.

## 1.6 Privileged Architecture

This variant implements the Privileged Architecture with version specified in the References section of this document. Note that parameter "priv\_version" can be used to select the required architecture version; see the following sections for detailed information about differences between each supported version.

### 1.6.1 Legacy Version 1.10

1.10 version of May 7 2017.

#### 1.6.2 Version 20190608

Stable 1.11 version of June 8 2019, with these changes compared to version 1.10:

- mcountinhibit CSR defined;
- pages are never executable in Supervisor mode if page table entry U bit is 1;
- mstatus.TW is writable if any lower-level privilege mode is implemented (previously, it was just if Supervisor mode was implemented);

#### 1.6.3 Version 20211203

- 1.12 draft version of December 3 2021, with these changes compared to version 20190608:
- mstatush, mseccfg, mseccfgh, menvcfg, menvcfgh, senvcfg, henvcfgh and mconfigptr CSRs defined:
- xret instructions clear mstatus.MPRV when leaving Machine mode if new mode is less privileged than M-mode;
- maximum number of PMP registers increased to 64;
- data endian is now configurable.

#### 1.6.4 Version 1.12

Official 1.12 version, identical to 20211203.

#### 1.6.5 Version master

Unstable master version, currently identical to 1.12.

### 1.7 Unprivileged Architecture

This variant implements the Unprivileged Architecture with version specified in the References section of this document. Note that parameter "user\_version" can be used to select the required architecture version; see the following sections for detailed information about differences between each supported version.

#### 1.7.1 Legacy Version 2.2

2.2 version of May 7 2017.

#### 1.7.2 Version 20191213

Stable 20191213-Base-Ratified version of December 13 2019, with these changes compared to version 2.2:

- floating point fmin/fmax instruction behavior modified to comply with IEEE 754-201x.
- numerous other optional behaviors can be separately enabled using Z-prefixed parameters.

#### 1.8 Other Extensions

Other extensions that can be configured are described in this section.

#### 1.8.1 Zmmul

Parameter "Zmmul" is 0 on this variant, meaning that all multiply and divide instructions are implemented. if "Zmmul" is set to 1 then multiply instructions are implemented but divide and remainder instructions are not implemented.

#### 1.8.2 Zicsr

Parameter "Zicsr" is 1 on this variant, meaning that standard CSRs and CSR access instructions are implemented. if "Zicsr" is set to 0 then standard CSRs and CSR access instructions are not implemented and an alternative scheme must be provided as a processor extension.

#### 1.8.3 Zifencei

Parameter "Zifencei" is 1 on this variant, meaning that the fence.i instruction is implemented (but treated as a NOP by the model). if "Zifencei" is set to 0 then the fence.i instruction is not implemented.

#### 1.8.4 **Zichom**

Parameter "Zicbom" is 0 on this variant, meaning that code block management instructions are undefined. if "Zicbom" is set to 1 then code block management instructions cbo.clean, cbo.flush and cbo.inval are defined.

If Zicbom is present, the cache block size is given by parameter "cmomp\_bytes". The instructions may cause traps if used illegally but otherwise are NOPs in this model.

#### 1.8.5 **Zicbop**

Parameter "Zicbop" is 0 on this variant, meaning that prefetch instructions are undefined. if "Zicbop" is set to 1 then prefetch instructions prefetch.i, prefetch.r and prefetch.w are defined (but behave as NOPs in this model).

#### 1.8.6 **Zicboz**

Parameter "Zicboz" is 0 on this variant, meaning that the cbo.zero instruction is undefined. if "Zicboz" is set to 1 then the cbo.zero instruction is defined.

If Zicboz is present, the cache block size is given by parameter "cmoz\_bytes".

#### 1.8.7 Smstateen

Parameter "Smstateen" is 0 on this variant, meaning that state enable CSRs are undefined. if "Smstateen" is set to 1 then state enable CSRs are defined.

Within the state enable CSRs, only bit 1 (for Zfinx), bit 57 (for xcontext CSR access), bit 62 (for xenvcfg CSR access) and bit 63 (for lower-level state enable CSR access) are currently implemented.

#### 1.8.8 Zawrs

Parameter "Zawrs" is 0 on this variant, meaning that wait-for-reservation-set instructions are not implemented. if "Zawrs" is set to 1 then wait-for-reservation-set instructions are implemented, in which case parameter "TW\_time\_limit" is used to specify the nominal cycle delay for wrs.nto, and parameter "STO\_time\_limit" is used to specify the nominal cycle delay for wrs.sto.

#### 1.9 CLIC

The model can be configured to implement a Core Local Interrupt Controller (CLIC) using parameter "CLICLEVELS"; when non-zero, the CLIC is present with the specified number of interrupt levels (2-256), as described in the RISC-V Core-Local Interrupt Controller specification, and further parameters are made available to configure other aspects of the CLIC. "CLICLEVELS" is zero in this variant, indicating that a CLIC is not implemented.

### 1.10 Advanced Interrupt Architecture

The model can be configured to implement the Advanced Interrupt Architecture (AIA) interface using Boolean parameter "Smaia"; when True, the AIA interface is present as described in the RISC-V Advanced Interrupt Architecture specification, and further parameters are made available to configure other aspects of the interface. "Smaia" is False in this variant, indicating that the AIA interface is not implemented.

## 1.11 Load-Reserved/Store-Conditional Locking

By default, LR/SC locking is implemented automatically by the model and simulator, with a reservation granule defined by the "lr\_sc\_grain" parameter; this variant implements a 1-byte reservation granule. It is also possible to implement locking externally to the model in a platform component, using the "LR\_address", "SC\_address" and "SC\_valid" net ports, as described below.

The "LR\_address" output net port is written by the model with the address used by a load-reserved instruction as it executes. This port should be connected as an input to the external lock management component, which should record the address, and also that an LR/SC transaction is active.

The "SC\_address" output net port is written by the model with the address used by a store-conditional instruction as it executes. This should be connected as an input to the external lock management component, which should compare the address with the previously-recorded load-reserved address, and determine from this (and other implementation-specific constraints) whether the store should succeed. It should then immediately write the Boolean success/fail code to the "SC\_valid" input net port of the model. Finally, it should update state to indicate that an LR/SC transaction is no longer active.

It is also possible to write zero to the "SC\_valid" input net port at any time outside the context of a store-conditional instruction, which will mark any active LR/SC transaction as invalid.

Irrespective of whether LR/SC locking is implemented internally or externally, taking any exception or interrupt or executing exception-return instructions (e.g. MRET) will always mark any active LR/SC transaction as invalid.

Parameter "amo\_aborts\_lr\_sc" is used to specify whether AMO operations abort any active LR/SC pair. In this variant, "amo\_aborts\_lr\_sc" is 0.

### 1.12 Active Atomic Operation Indication

The "AMO\_active" output net port is written by the model with a code indicating any current atomic memory operation while the instruction is active. The written codes are:

0: no atomic instruction active

- 1: AMOMIN active
- 2: AMOMAX active
- 3: AMOMINU active
- 4: AMOMAXU active
- 5: AMOADD active
- 6: AMOXOR active
- 7: AMOOR active
- 8: AMOAND active
- 9: AMOSWAP active
- 10: LR active
- 11: SC active

### 1.13 Interrupts

The "reset" port is an active-high reset input. The processor is halted when "reset" goes high and resumes execution from the reset address specified using the "reset\_address" parameter or "reset\_addr" port when the signal goes low. The "mcause" register is cleared to zero.

The "nmi" port is an active-high NMI input. The processor resumes execution from the address specified using the "nmi\_address" parameter or "nmi\_addr" port when the NMI signal goes high. The "mcause" register is cleared to zero.

All other interrupt ports are active high. For each implemented privileged execution level, there are by default input ports for software interrupt, timer interrupt and external interrupt; for example, for Machine mode, these are called "MSWInterrupt", "MTimerInterrupt" and "MExternalInterrupt", respectively. When the N extension is implemented, ports are also present for User mode. Parameter "unimp\_int\_mask" allows the default behavior to be changed to exclude certain interrupt ports. The parameter value is a mask in the same format as the "mip" CSR; any interrupt corresponding to a non-zero bit in this mask will be removed from the processor and read as zero in "mip", "mie" and "mideleg" CSRs (and Supervisor and User mode equivalents if implemented).

Parameter "external\_int\_id" can be used to enable extra interrupt ID input ports on each hart. If the parameter is True then when an external interrupt is taken the value on the ID port is sampled and used to fill the Exception Code field in the relevant "xcause" CSR. For Machine External interrupts, the extra interrupt ID port is called "MExternalInterruptID"; for Supervisor External interrupts, the extra interrupt ID port is called "SExternalInterruptID".

The "deferint" port is an active-high artifact input that, when written to 1, prevents any pendingand-enabled interrupt being taken (normally, such an interrupt would be taken on the next instruction after it becomes pending-and-enabled). The purpose of this signal is to enable alignment with hardware models in step-and-compare usage.

### 1.14 Debug Mode

The model can be configured to implement Debug mode using parameter "debug\_mode". This implements features described in Chapter 4 of the RISC-V External Debug Support specification with version specified by parameter "debug\_version" (see References). Some aspects of this mode are not defined in the specification because they are implementation-specific; the model provides infrastructure to allow implementation of a Debug Module using a custom harness. Features added are described below.

Parameter "debug\_mode" can be used to specify three different behaviors, as follows:

- 1. If set to value "vector", then operations that would cause entry to Debug mode result in the processor jumping to the address specified by the "debug\_address" parameter. It will execute at this address, in Debug mode, until a "dret" instruction causes return to non-Debug mode. Any exception generated during this execution will cause a jump to the address specified by the "dexc\_address" parameter.
- 2. If set to value "interrupt", then operations that would cause entry to Debug mode result in the processor simulation call (e.g. opProcessorSimulate) returning, with a stop reason of OP\_SR\_INTERRUPT. In this usage scenario, the Debug Module is implemented in the simulation harness.
- 3. If set to value "halt", then operations that would cause entry to Debug mode result in the processor halting. Depending on the simulation environment, this might cause a return from the simulation call with a stop reason of OP\_SR\_HALT, or debug mode might be implemented by another platform component which then restarts the debugged processor again.

#### 1.14.1 Debug State Entry

The specification does not define how Debug mode is implemented. In this model, Debug mode is enabled by a Boolean pseudo-register, "DM". When "DM" is True, the processor is in Debug mode. When "DM" is False, mode is defined by "mstatus" in the usual way.

Entry to Debug mode can be performed in any of these ways:

- 1. By writing True to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate), dcsr cause will be reported as trigger;
- 2. By writing a 1 then 0 to net "haltreq" (using opNetWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 3. By writing a 1 to net "resethaltreq" (using opNetWrite) while the "reset" signal undergoes a negedge transition, followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 4. By executing an "ebreak" instruction when Debug mode entry for the current processor mode

is enabled by dcsr.ebreakm, dcsr.ebreaks or dcsr.ebreaku.

In all cases, the processor will save required state in "dpc" and "dcsr" and then perform actions described above, depending in the value of the "debug\_mode" parameter.

#### 1.14.2 Debug State Exit

Exit from Debug mode can be performed in any of these ways:

- 1. By writing False to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 2. By executing an "dret" instruction when Debug mode.

In both cases, the processor will perform the steps described in section 4.6 (Resume) of the Debug specification.

#### 1.14.3 Debug Registers

When Debug mode is enabled, registers "dcsr", "dpc", "dscratch0" and "dscratch1" are implemented as described in the specification. These may be manipulated externally by a Debug Module using opProcessorRegRead or opProcessorRegWrite; for example, the Debug Module could write "dcsr" to enable "ebreak" instruction behavior as described above, or read and write "dpc" to emulate stepping over an "ebreak" instruction prior to resumption from Debug mode.

#### 1.14.4 Debug Mode Execution

The specification allows execution of code fragments in Debug mode. A Debug Module implementation can cause execution in Debug mode by the following steps:

- 1. Write the address of a Program Buffer to the program counter using opProcessorPCSet;
- 2. If "debug\_mode" is set to "halt", write 0 to pseudo-register "DMStall" (to leave halted state);
- 3. If entry to Debug mode was handled by exiting the simulation callback, call opProcessorSimulate or opRootModuleSimulate to resume simulation.

Debug mode will be re-entered in these cases:

- 1. By execution of an "ebreak" instruction; or:
- 2. By execution of an instruction that causes an exception.

In both cases, the processor will either jump to the debug exception address, or return control immediately to the harness, with stopReason of OP\_SR\_INTERRUPT, or perform a halt, depending on the value of the "debug\_mode" parameter.

#### 1.14.5 Debug Single Step

When in Debug mode, the processor or harness can cause a single instruction to be executed on return from that mode by setting dcsr.step. After one non-Debug-mode instruction has been executed, control will be returned to the harness. The processor will remain in single-step mode until dcsr.step is cleared.

#### 1.14.6 Debug Event Priorities

The model supports three different models for determining which debug exception occurs when step, execute address, resethaltreq and haltreq events are all pending. These options are listed below, with highest-priority event first:

- 1. when parameter "debug\_priority"="sxh": step ->execute address ->resethaltreq ->haltreq;
- 2. when parameter "debug\_priority"="shx": step ->resethaltreq ->haltreq ->execute address;
- 3. when parameter "debug\_priority"="hsx": resethaltreq ->haltreq ->step ->execute address.

#### 1.14.7 Debug Ports

Port "DM" is an output signal that indicates whether the processor is in Debug mode

Port "haltreq" is a rising-edge-triggered signal that triggers entry to Debug mode (see above).

Port "resethaltreq" is a level-sensitive signal that triggers entry to Debug mode after reset (see above).

#### 1.14.8 Debug Mode Versions

Debug mode specification has been under active development. To enable simulation of hardware that may be based on an older version of the specification, the model implements behavior for a number of versions of the specification. The differing features of these are listed below, in chronological order.

#### 1.14.9 Version 0.13.2-DRAFT

0.13.2-DRAFT version of March 22 2019.

#### 1.14.10 Version 0.14.0-DRAFT

0.14.0-DRAFT version of November 6 2020.

#### 1.14.11 Version 1.0.0-STABLE

1.0.0-STABLE version of February 9 2022.

#### 1.14.12 Version 1.0-STABLE

1.0-STABLE version of December 28 2022, with these changes compared to version 1.0.0-STABLE:

- nmi is moved from etrigger to itrigger and is now subject to the mode bits in that trigger.

### 1.15 Debug Mask

It is possible to enable model debug messages in various categories. This can be done statically using the "debugflags" parameter, or dynamically using the "debugflags" command. Enabled messages are specified using a bitmask value, as follows:

Value 0x002: enable debugging of PMP and virtual memory state;

Value 0x004: enable debugging of interrupt state.

All other bits in the debug bitmask are reserved and must not be set to non-zero values.

## 1.16 Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

#### 1.16.1 CSR Register External Implementation

If parameter "enable\_CSR\_bus" is True, an artifact 16-bit bus "CSR" is enabled. Slave callbacks installed on this bus can be used to implement modified CSR behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). A CSR with index 0xABC is mapped on the bus at address 0xABC0; as a concrete example, implementing CSR "time" (number 0xC01) externally requires installation of a read callback at address 0xC010 on the CSR bus.

If both read and write callbacks are installed, or if a read callback is installed and the CSR is in the read-only address space, then the read callback will be used to provide the value for both true accesses and for trace and API register read (using opRegRead, etc). However, if only a read callback is installed and the CSR is in the CSR read/write address space then the callback will be used for true register reads \*only\*; in this case, the \*model\* CSR implementation will be used for trace and API register read. This idiom allows values to be injected for volatile CSRs without changing fundamental model behavior.

#### 1.16.2 LR/SC Active Address

Artifact register "LRSCAddress" shows the active LR/SC lock address. The register holds all-ones if there is no LR/SC operation active or if LR/SC locking is implemented externally as described above. When parameter "lr\_sc\_match\_size" is True and this is a 64-bit access, the least-significant bit of "LRSCAddress" is one (to indicate a 64-bit access). If parameter "lr\_sc\_match\_size" is False or this is a 32-bit access, the least-significant bit of "LRSCAddress" is zero.

#### 1.16.3 Page Table Walk Introspection

Artifact register "PTWStage" shows the active page table translation stage (0 if no stage active, 1 if HS-stage active, 2 if VS-stage active and 3 if G-stage active). This register is visibly non-zero only in a memory access callback triggered by a page table walk event.

Artifact register "PTWInputAddr" shows the input address of active page table translation. This register is visibly non-zero only in a memory access callback triggered by a page table walk event.

Artifact register "PTWLevel" shows the active level of page table translation (corresponding to index variable "i" in the algorithm described by Virtual Address Translation Process in the RISC-V Privileged Architecture specification). This register is visibly non-zero only in a memory access callback triggered by a page table walk event.

## 1.17 Instruction Disassembly

This model implements a number of parameters to control instruction disassembly, as shown in trace output.

If parameter "use\_hw\_reg\_names" is True, instruction disassembly shows hardware names x0-x31. If "use\_hw\_reg\_names" is False, ABI names are shown instead.

If parameter "no\_pseudo\_inst" is True, instruction disassembly always shows true instructions. If "no\_pseudo\_inst" is False, pseudo-instructions are shown instead where applicable.

If parameter "show\_c\_prefix" is True, instruction disassembly of 16-bit instructions will include a compressed prefix (e.g. "c." or "cm."). If "show\_c\_prefix" is False, the compressed prefix will be omitted.

#### 1.18 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. fence.i) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous. Data barrier instructions (e.g. fence) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.

Hardware Performance Monitor registers are not implemented and hardwired to zero.

The TLB is architecturally-accurate but not device accurate. This means that all TLB maintenance and address translation operations are fully implemented but the cache is larger than in the real device.

THIS IS A STARTING POINT AS THE SPECS DEVELOP More detail to be added once confirmed

#### 1.19 Verification

All instructions have been extensively tested by Imperas, using tests generated specifically for this model and also reference tests from https://github.com/riscv/riscv-tests.

Also reference tests have been used from various sources including:

https://github.com/riscv/riscv-tests

https://github.com/ucb-bar/riscv-torture

The Imperas OVPsim RISC-V models are used in the RISC-V Foundation Compliance Framework as a functional Golden Reference:

https://github.com/riscv/riscv-compliance

where the simulated model is used to provide the reference signatures for compliance testing. The Imperas OVPsim RISC-V models are used as reference in both open source and commercial instruction stream test generators for hardware design verification, for example:

http://valtrix.in/sting from Valtrix

https://github.com/google/riscv-dv from Google

The Imperas OVPsim RISC-V models are also used by commercial and open source RISC-V Core RTL developers as a reference to ensure correct functionality of their IP.

#### 1.20 References

The Model details are based upon the following specifications:

RISC-V Instruction Set Manual, Volume I: User-Level ISA (User Architecture Version 20191213)

RISC-V Instruction Set Manual, Volume II: Privileged Architecture (Privileged Architecture Version 1.10)

## Openhwgroup-Specific Extensions

Open HW Group processors add various custom extensions to the basic RISC-V architecture. This model supports the following CORE-V Instruction Set Extensions:

- PULP\_XPULP Features
- Static 16 entry PMA
- Custom bus fault extensions
- Secure exceptions

The PULP\_CLUSTER and PULP\_ZFINX CORE-V Instruction Set Extensions are not supported, although the standard Risc-V Zfinx extension is supported in the base model.

In addition to the base model RISC-V parameters, this model implements parameters allowing openhwgroup-specific model features to be controlled. These parameters are documented below.

## 2.1 Parameter: extensions/PULP\_XPULP

The PULP\_XPULP CORE-V Instruction Set Extensions may be enabled on RV32 cores by setting the parameter extension\_CV32E40P/PULP\_XPULP to True.

Note that by default the XPULP instructions use the V2 conforming encodings that were defined in https://github.com/openhwgroup/cv32e40p/pull/704. The non-conforming V1 encodings that were previously implemented, may be selected by setting the parameter extension\_CV32E40P/PULP\_V1 to True.

#### 2.2 PULP\_XPULP Extension Status

The XPULP extension is not enabled on this variant. Use parameter extension\_CV32E40P/PULP\_XPULP to enable it.To get additional info, set the parameter and re-generate the documentation.

### 2.3 PMA Extension Status

The PMA extension is not supported on this variant.

### 2.4 Custom Bus Fault Extension Status

The Custom Bus Fault extension is not supported on this variant.

## 2.5 Secure Exceptions Status

Secure Exceptions are not supported on this variant.

## Configuration

#### 3.1 Location

This model's VLNV is openhwgroup.ovpworld.org/processor/riscv/1.0.

The model source is usually at:

\$IMPERAS\_HOME/ImperasLib/source/openhwgroup.ovpworld.org/processor/riscv/1.0

The model binary is usually at:

\$IMPERAS\_HOME/lib/\$IMPERAS\_ARCH/ImperasLib/openhwgroup.ovpworld.org/processor/riscv/1.0

### 3.2 GDB Path

The default GDB for this model is: \$IMPERAS\_HOME/lib/\$IMPERAS\_ARCH/gdb/riscv-none-embed-gdb.

## 3.3 Semi-Host Library

The default semi-host library file is riscv.ovpworld.org/semihosting/pk/1.0

#### 3.4 Processor Endian-ness

This is a LITTLE endian model.

## 3.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

#### 3.6 Processor ELF code

The ELF code supported by this model is: 0xf3.

## All Variants in this model

This model has these variants

Variant	Description
CV32E20	
CV32E41P	
CV32A6	(described in this document)
CV64A6	

Table 4.1: All Variants in this model

## **Bus Master Ports**

This model has these bus master ports.

Name	min	max	Connect?	Description
INSTRUCTION	32	34	mandatory	Instruction bus
DATA	32	34	optional	Data bus

Table 5.1: Bus Master Ports

## **Bus Slave Ports**

This model has no bus slave ports.

# Net Ports

This model has these net ports.

Name	Type	Connect?	Description
reset	input	optional	Reset
reset_addr	input	optional	Externally-applied reset address
nmi	input	optional	NMI
nmi_cause	input	optional	Externally-applied NMI cause
nmi_addr	input	optional	Externally-applied NMI address
mtime	input	optional	External mtime source
SSWInterrupt	input	optional	Supervisor software interrupt
MSWInterrupt	input	optional	Machine software interrupt
STimerInterrupt	input	optional	Supervisor timer interrupt
MTimerInterrupt	input	optional	Machine timer interrupt
SExternalInterrupt	input	optional	Supervisor external interrupt
MExternalInterrupt	input	optional	Machine external interrupt
irq_ack_o	output	optional	Interrupt acknowledge (pulse)
irq_id_o	output	optional	Acknowledged interrupt id (valid during
			irq_ack_o pulse)
sec_lvl_o	output	optional	Current privilege level
LR_address	output	optional	Port written with effective address for LR
			instruction
SC_address	output	optional	Port written with effective address for SC
			instruction
SC_valid	input	optional	SC_address valid input signal
AMO_active	output	optional	Port written with code indicating active
			AMO
deferint	input	optional	Artifact signal causing interrupts to be
			held off when high
IllegalInstruction	input	optional	Illegal Instruction Exception

Table 7.1: Net Ports

# FIFO Ports

This model has no FIFO ports.

## Formal Parameters

Name	Type	Description
Fundamental		-
variant	Enumeration	Selects variant (either a generic UISA or a specific model)
user_version Enumeration		Specify required User Architecture version (2.2, 2.3, 20190305 or 20191213)
priv_version	Enumeration	Specify required Privileged Architecture version (1.10, 1.11, 20190405, 20190608, 20211203, 1.12 or master)
endian	Endian	Model endian
enable_expanded	Boolean	Specify that 48-bit and 64-bit expanded instructions are supported
endianFixed	Boolean	Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE} fields are read-only)
misa_MXL	Uns32	Override default value of misa.MXL
misa_Extensions	Uns32	Override default value of misa. Extensions
add_Extensions	String	Add extensions specified by letters to misa. Extensions (for example, specify "VD" to add V and D features)
sub_Extensions	String	Remove extensions specified by letters from misa. Extensions (for example, specify "VD" to remove V and D features)
misa_Extensions_mask	Uns32	Override mask of writable bits in misa. Extensions
add_Extensions_mask	String	Add extensions specified by letters to mask of writable bits in misa. Extensions (for example, specify "VD" to add V and D features)
sub_Extensions_mask	String	Remove extensions specified by letters from mask of writable bits in misa. Extensions (for example, specify "VD" to remove V and D features)
add_implicit_Extensions	String	Add extensions specified by letters to implicitly-present extensions not visible in misa. Extensions
sub_implicit_Extensions	String	Remove extensions specified by letters from implicitly-present extensions not visible in misa. Extensions
Compressed_Extension		
compress_version	Enumeration	Specify required Compressed Architecture version (legacy, 0.70.1, 0.70.5 or 1.0.0-RC5.7)
Zcea_version	Enumeration	Specify version of Zcea implemented (legacy only) (none or 0.50.1)
Zceb_version	Enumeration	Specify version of Zceb implemented (legacy only) (none or 0.50.1)
Zcee_version	Enumeration	Specify version of Zeee implemented (legacy only) (none or 1.0.0-rc)
Interrupts_Exceptions		
rnmi_version	Enumeration	Specify required RNMI Architecture version (none, 0.2.1 or 0.4)
mtvec_is_ro	Boolean	Specify whether mtvec CSR is read-only
tvec_align	Uns32	Specify hardware-enforced alignment of mtvec/stvec/utvec when Vectored interrupt mode enabled
ecode_mask	Uns64	Specify hardware-enforced mask of writable bits in xcause. ExceptionCode
ecode_nmi	Uns64	Specify xcause.ExceptionCode for NMI
nmi_is_latched	Boolean	Specify whether NMI input is latched on rising edge (if False, it is level-sensitive)

tval_zero	Boolean	Specify whether mtval/stval/utval are hard wired to zero
tval_zero_ebreak	Boolean	Specify whether mtval/stval/utval are set to zero by an ebreak
tval_ii_code	Boolean	Specify whether mtval/stval contain faulting instruction bits on illegal
		instruction exception
trap_preserves_lr	Boolean	Whether a trap preserves active LR/SC state
xret_preserves_lr	Boolean	Whether an xret instruction preserves active LR/SC state
reset_address	Uns64	Override reset vector address
nmi_address	Uns64	Override NMI vector address
CLINT_address	Uns64	Specify base address of internal CLINT model (or 0 for no CLINT)
mtime_Hz	Double	Specify clock frequency of time CSR
local_int_num	Uns32	Specify number of supplemental local interrupts
unimp_int_mask	Uns64	Specify mask of unimplemented interrupts (e.g. 1<<9 indicates Supervi-
1		sor external interrupt unimplemented)
force_mideleg	Uns64	Specify mask of interrupts always delegated to lower-priority execution
3		level from Machine execution level
force_sideleg	Uns64	Specify mask of interrupts always delegated to User execution level from
3		Supervisor execution level
no_ideleg	Uns64	Specify mask of interrupts that cannot be delegated to lower-priority
S		execution levels
no_edeleg	Uns64	Specify mask of exceptions that cannot be delegated to lower-priority
0		execution levels
external_int_id	Boolean	Whether to add nets allowing External Interrupt ID codes to be forced
Debug_Extension		
debug_mode	Enumeration	Specify how Debug mode is implemented (none, vector, interrupt or halt)
Memory		ar . J
lr_sc_constraint	Enumeration	Specify memory constraint for LR/SC instructions (none, user1 or user2)
amo_constraint	Enumeration	Specify memory constraint for AMO instructions (none, user1 or user2)
updatePTEA	Boolean	Specify whether hardware update of PTE A bit is supported
updatePTED	Boolean	Specify whether hardware update of PTE D bit is supported
unaligned_low_pri	Boolean	Specify whether address misaligned exceptions are lower priority than
		page or access fault exceptions
unaligned	Boolean	Specify whether the processor supports unaligned memory accesses
Zam	Boolean	Specify whether the processor supports unaligned memory accesses for
		AMO instructions
amo_aborts_lr_sc	Boolean	Specify whether AMO operations abort any active LR/SC pair
ASID_bits	Uns32	Specify the number of implemented ASID bits
lr_sc_grain	Uns32	Specify byte granularity of LR/SC lock region (constrained to a power of
		two)
ignore_non_leaf_DAU	Boolean	Whether non-zero D, A and U bits in non-leaf PTEs are ignored (if False,
0		a trap is taken)
Sv_modes	Uns32	Specify bit mask of implemented address translation modes (e.g.
		(1 << 0)+(1 << 8) indicates "bare" and "Sv39" modes may be selected
		in satp.MODE)
Simulation_Artifact		- /
use_hw_reg_names	Boolean	Specify whether to use hardware register names x0-x31 and f0-f31 instead
-		of ABI register names
no_pseudo_inst	Boolean	Specify whether pseudo-instructions should not be reported in trace and
-		disassembly
show_c_prefix	Boolean	Specify whether compressed instruction prefix should be reported in trace
-		and disassembly
verbose	Boolean	Specify verbose output messages
traceVolatile	Boolean	Specify whether volatile registers (e.g. minstret) should be shown in
traceVolatile	Boolean	Specify whether volatile registers (e.g. minstret) should be shown in change trace
traceVolatile enable_CSR_bus	Boolean  Boolean	Specify whether volatile registers (e.g. minstret) should be shown in change trace  Add artifact CSR bus port, allowing CSR registers to be externally im-

CSR_remap	String	Comma-separated list of CSR number mappings, each of the form <csr-< th=""></csr-<>
•	<u> </u>	Name>= <number></number>
ASID_cache_size	Uns32	Specify the number of different ASIDs for which TLB entries are cached; a value of 0 implies no limit
Instruction_CSR_Behavior		*
wfi_is_nop	Boolean	Specify whether WFI should be treated as a NOP (if not, halt while waiting for interrupts)
wfi_resume_not_trap	Boolean	Specify whether pending wakeup events should cause WFI to be treated as a NOP instead of taking a trap
TW_time_limit	Uns32	Specify nominal cycle timeout for instructions controlled by mstatus.TW
counteren_mask	Uns32	Specify hardware-enforced mask of writable bits in mcounteren/scounteren registers
scounteren_zero_mask	Uns32	Specify hardware-enforced mask of always-zero bits in scounteren register
noinhibit_mask	Uns32	Specify hardware-enforced mask of always-zero bits in mcountinhibit register
cycle_undefined	Boolean	Specify that the cycle CSR is undefined
mcycle_undefined	Boolean	Specify that the mcycle CSR is undefined
time_undefined	Boolean	Specify that the time CSR is undefined
instret_undefined	Boolean	Specify that the instret CSR is undefined
minstret_undefined	Boolean	Specify that the minstret CSR is undefined
hpmcounter_undefined	Boolean	Specify that the hpmcounter CSRs are undefined
mhpmcounter_undefined	Boolean	Specify that the mhpmcounter CSRs are undefined
CSR_Masks		
mtvec_mask	Uns64	Specify hardware-enforced mask of writable bits in mtvec register
stvec_mask	Uns64	Specify hardware-enforced mask of writable bits in styec register
mip_mask	Uns64	Specify hardware-enforced mask of writable bits in mip register
sip_mask	Uns64	Specify hardware-enforced mask of writable bits in sip register
mtvec_sext	Boolean	Specify whether mtvec is sign-extended from most-significant bit
stvec_sext	Boolean	Specify whether stree is sign-extended from most-significant bit
Trigger	Uns32	Specify the number of implemented hardware triggers
trigger_num PMP Configuration	Ulisaz	Specify the number of implemented nardware triggers
PMP_grain	Uns32	Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc)
PMP_registers	Uns32	Specify the number of implemented PMP address registers
PMP_max_page	Uns32	Specify the number of implemented 1 M1 address registers  Specify the maximum size of PMP region to map if non-zero (may improve
	Boolean	performance; constrained to a power of two)  Whether unaligned PMP accesses are decomposed into separate aligned
PMP_decompose		accesses
PMP_undefined	Boolean	Whether accesses to unimplemented PMP registers are undefined (if True) or write ignored and zero (if False)
PMP_maskparams	Boolean	Enable parameters to change the read-only masks for PMP CSRs
PMP_initialparams	Boolean	Enable parameters to change the reset values for PMP CSRs
Other_Extensions	**	
Svnapot_page_mask	Uns64	Specify mask of implemented Svnapot intermediate page sizes (e.g. 1<<16 means 64KiB contiguous regions are supported)
Smstateen	Boolean	Specify that Smstateen is implemented
Sstc	Boolean	Specify that Sstc is implemented
Svpbmt	Boolean	Specify that Sypbmt is implemented
Svinval	Boolean	Specify that Svinval is implemented
Zihintntl	Boolean	Specify that Zihintntl is implemented (instruction decode only, implemented as NOP)
Zicond	Boolean	Specify that Zicond is implemented
Zicsr	Boolean	Specify that Zicsr is implemented
Zifencei	Boolean	Specify that Zifencei is implemented
Zicbom	Boolean	Specify that Zicbom is implemented
Zicbop	Boolean	Specify that Zicbop is implemented

Zicboz	Boolean	Specify that Zicboz is implemented
Zawrs Boolean		Specify that Zawrs is implemented
Zmmul	Boolean	Specify that Zmmul is implemented
CSR_Defaults		
mvendorid	Uns64	Override mvendorid register
marchid	Uns64	Override marchid register
mimpid	Uns64	Override mimpid register
mhartid	Uns64	Override mhartid register (or first mhartid of an incrementing sequence
		if this is an SMP variant)
mtvec	Uns64	Override mtvec register
Floating_Point		
mstatus_FS_zero	Boolean	Specify that mstatus.FS is hard-wired to zero
Fast_Interrupt		
CLICLEVELS	Uns32	Specify number of interrupt levels implemented by CLIC, or 0 if CLIC
		absent
AIA_Interrupts		
Smaia	Boolean	Specify that Smaia CSRs are present

Table 9.1: Parameters that can be set in: Hart

#### 9.1 Extension Parameters

Name	Type	Description
debug	Boolean	debug flags
mcountinhibit_reset	Uns32	reset value of mcountinhibit
tdata1_reset	Uns32	reset value of tdata1
dcsr_reset	Uns32	reset value of dcsr
cpuctrl_reset	Uns32	reset value of cpuctrl
$secureseed0\_reset$	Uns32	reset value of secureseed0
$secureseed1\_reset$	Uns32	reset value of secureseed1
secureseed2_reset	Uns32	reset value of secureseed2
PULP_XPULP	Boolean	Enable XPULP features (CORE-V Extensions, excluding cv.elw
PULP_V1	Boolean	Enable obsolete V1 encodings for PULP opcodes
PULP_V2	Boolean	Enable current V2 encodings for PULP opcodes (default if neither PULP_V1
		or PULP_V2 are specified

Table 9.2: Parameters for extension

## 9.2 Parameters with enumerated types

#### 9.2.1 Parameter user\_version

Set to this value	Description		
2.2	User Architecture Version 2.2		
2.3	Deprecated and equivalent to 20191213		
20190305	Deprecated and equivalent to 20191213		
20191213	User Architecture Version 20191213		

Table 9.3: Values for Parameter user\_version

### 9.2.2 Parameter priv\_version

Set to this value	Description
1.10	Privileged Architecture Version 1.10
1.11	Privileged Architecture Version 1.11, equivalent to 20190608
20190405	Deprecated and equivalent to 20190608
20190608	Privileged Architecture Version Ratified-IMFDQC-and-Priv-v1.11
20211203	Privileged Architecture Version 20211203
1.12	Privileged Architecture Version 1.12, equivalent to 20211203
master	Privileged Architecture Master Branch as of commit 6bdeb58 (this is subject to change)

Table 9.4: Values for Parameter priv\_version

### 9.2.3 Parameter compress\_version

Set to this value	Description	
legacy	Compressed Architecture absent or legacy version	
0.70.1	Compressed Architecture Version 0.70.1	
0.70.5	Compressed Architecture Version 0.70.5	
1.0.0-RC5.7	Compressed Architecture Version 1.0.0-RC5.7	

Table 9.5: Values for Parameter compress\_version

#### 9.2.4 Parameter rnmi\_version

Set to this value	Description		
none	RNMI not implemented		
0.2.1	RNMI version 0.2.1		
0.4	RNMI version 0.4		

Table 9.6: Values for Parameter rnmi\_version

#### 9.2.5 Parameter debug\_mode

Set to this value	Description	
none	Debug mode not implemented	
vector	Debug mode implemented by execution at vector	
interrupt	Debug mode implemented by interrupt	
halt	Debug mode implemented by halt	

Table 9.7: Values for Parameter debug\_mode

#### 9.2.6 Parameter lr\_sc\_constraint

Set to this value	Description	
none	Memory access not constrained	
user1	Memory access constrained by MEM_CONSTRAINT_USER1	
user2	Memory access constrained by MEM_CONSTRAINT_USER2	

Table 9.8: Values for Parameter lr\_sc\_constraint

#### 9.2.7 Parameter amo\_constraint

Set to this value	Description

none	Memory access not constrained
user1	Memory access constrained by MEM_CONSTRAINT_USER1
user2	Memory access constrained by MEM_CONSTRAINT_USER2

Table 9.9: Values for Parameter amo\_constraint

#### 9.2.8 Parameter Zcea\_version

Set to this value	Description
none	Zcea not implemented
0.50.1	Zcea version 0.50.1

Table 9.10: Values for Parameter Zcea\_version

#### 9.2.9 Parameter Zceb\_version

Set to this value	Description
none	Zceb not implemented
0.50.1	Zceb version 0.50.1

Table 9.11: Values for Parameter Zceb\_version

#### 9.2.10 Parameter Zcee\_version

Set to this value	Description
none	Zcee not implemented
1.0.0-rc	Zeee version 1.0.0-rc

Table 9.12: Values for Parameter Zcee\_version

#### 9.3 Parameter values

These are the current parameter values.

Name	Value
Fundamental	
variant	CV32A6
user_version	20191213
priv_version	1.10
endian	none
enable_expanded	F
endianFixed	F
misa_MXL	1
misa_Extensions	0x141105
add_Extensions	
sub_Extensions	
misa_Extensions_mask	0
add_Extensions_mask	
sub_Extensions_mask	

add_implicit_Extensions	
sub_implicit_Extensions	
Compressed_Extension	
	logger
compress_version  Zcea_version	legacy
	none
Zceb_version	none
Zcee_version	none
Interrupts_Exceptions	
rnmi_version	none
mtvec_is_ro	F
tvec_align	0
ecode_mask	0x7fffffff
ecode_nmi	0
nmi_is_latched	F
tval_zero	F
tval_zero_ebreak	F
tval_ii_code	F
$trap\_preserves\_lr$	F
$xret\_preserves\_lr$	F
reset_address	0
nmi_address	0
CLINT_address	0
$\mathrm{mtime}_{-}\mathrm{Hz}$	1.000000e+06
local_int_num	0
unimp_int_mask	0
force_mideleg	0
force_sideleg	0
no_ideleg	0
no_edeleg	0
external_int_id	F
Debug_Extension	
debug_mode	none
Memory	
lr_sc_constraint	user1
amo_constraint	user1
updatePTEA	F
updatePTED	F
unaligned_low_pri	F
unaligned	F
Zam	F
amo_aborts_lr_sc	F
ASID_bits	0
	1
lr_sc_grain ignore_non_leaf_DAU	F
)	
Sv_modes	3

Simulation_Artifact	
use_hw_reg_names	F
no_pseudo_inst	F
show_c_prefix	F
verbose	F
traceVolatile	F
enable_CSR_bus	F
CSR_remap	
ASID_cache_size	8
Instruction_CSR_Behavior	
wfi_is_nop	F
wfi_resume_not_trap	F
TW_time_limit	0
counteren_mask	0
scounteren_zero_mask	0
noinhibit_mask	0
cycle_undefined	F
mcycle_undefined	F
time_undefined	F
$instret\_undefined$	F
$minstret\_undefined$	F
hpmcounter_undefined	F
mhpmcounter_undefined	F
CSR_Masks	
mtvec_mask	0
stvec_mask	0
mip_mask	0x337
sip_mask	0x103
mtvec_sext	F
stvec_sext	F
Trigger	
trigger_num	0
PMP Configuration	
PMP_grain	0
PMP_registers	0
PMP_max_page	0
PMP_decompose	F
PMP_undefined	F
PMP_maskparams	F
PMP_initialparams	F
Other_Extensions	-
Svnapot_page_mask	0
Smstateen	F
Sstc	F
Svpbmt	F

Svinval	F
Zihintntl	F
Zicond	F
Zicsr	T
Zifencei	T
Zicbom	F
Zicbop	F
Zicboz	F
Zawrs	F
Zmmul	F
CSR_Defaults	
mvendorid	0
marchid	0
mimpid	0
mhartid	0
mtvec	0
Floating_Point	
mstatus_FS_zero	F
Fast_Interrupt	
CLICLEVELS	0
AIA_Interrupts	
Smaia	F
extension	
debug*	F
mcountinhibit_reset*	13
tdata1_reset*	0
dcsr_reset*	0
cpuctrl_reset*	0
$secureseed0\_reset*$	0
secureseed1_reset*	0
secureseed2_reset*	0
PULP_XPULP*	F
PULP_V1*	F
PULP_V2*	F

Table 9.13: Parameter values

<sup>\*</sup> Parameters marked with an asterisk are part of the processor extension library.

## **Execution Modes**

Mode	Code	Description
User	0	User mode
Supervisor	1	Supervisor mode
Machine	3	Machine mode

Table 10.1: Modes implemented in: Hart

# Exceptions

Exception	Code	Description
InstructionAddressMisaligned	0	Fetch from unaligned address
InstructionAccessFault	1	No access permission for fetch
IllegalInstruction	2	Undecoded, unimplemented or disabled instruc-
		tion
Breakpoint	3	EBREAK instruction executed
LoadAddressMisaligned	4	Load from unaligned address
LoadAccessFault	5	No access permission for load
StoreAMOAddressMisaligned	6	Store/atomic memory operation at unaligned
		address
StoreAMOAccessFault	7	No access permission for store/atomic memory
		operation
EnvironmentCallFromUMode	8	ECALL instruction executed in User mode
EnvironmentCallFromSMode	9	ECALL instruction executed in Supervisor
		mode
EnvironmentCallFromMMode	11	ECALL instruction executed in Machine mode
InstructionPageFault	12	Page fault at fetch address
LoadPageFault	13	Page fault at load address
StoreAMOPageFault	15	Page fault at store/atomic memory operation
		address
SSWInterrupt	65	Supervisor software interrupt
MSWInterrupt	67	Machine software interrupt
STimerInterrupt	69	Supervisor timer interrupt
MTimerInterrupt	71	Machine timer interrupt
SExternalInterrupt	73	Supervisor external interrupt
MExternalInterrupt	75	Machine external interrupt
GenericNMI	4294967295	Generic NMI

Table 11.1: Exceptions implemented in: Hart

### Hierarchy of the model

A CPU core may be configured to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy. Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

#### 12.1 Level 1: Hart

This level in the model hierarchy has 6 commands.

This level in the model hierarchy has 5 register groups:

Group name	Registers
Core	33
User_Control_and_Status	64
Supervisor_Control_and_Status	10
Machine_Control_and_Status	128
Integration_support	6

Table 12.1: Register groups

This level in the model hierarchy has no children.

### **Model Commands**

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

#### 13.1 Level 1: Hart

#### 13.1.1 debugflags

show or modify the processor debug flags

Argument	Type	Description
-get	Boolean	print current processor flags value
-mask	Boolean	print valid debug flag bits
-set	Int32	new processor flags (only flags 0x00000006 can
		be modified)

Table 13.1: debugflags command arguments

#### 13.1.2 dumpTLB

#### 13.1.2.1 Argument description

show TLB contents

#### 13.1.3 getCSRIndex

Return index for a named CSR (or -1 if no matching CSR)

Argument	Type	Description
-name	String	CSR name

Table 13.2: getCSRIndex command arguments

#### 13.1.4 isync

specify instruction address range for synchronous execution

Argument	Type	Description
----------	------	-------------

-addresshi	Uns64	end address of synchronous execution range
-addresslo	Uns64	start address of synchronous execution range

Table 13.3: isync command arguments

#### 13.1.5 itrace

enable or disable instruction tracing

Argument	Type	Description
-access	String	show memory accesses by this instruction. Ar-
		gument can be any combination of X (execute),
		A (load or store access) and S (system)
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing
-instructioncount	Boolean	include the instruction number in each trace
-memory	String	(Alias for access). show memory accesses by this
		instruction. Argument can be any combination
		of X (execute), A (load or store access) and S
		(system)
-mode	Boolean	show processor mode changes
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-processorname	Boolean	Include processor name in all trace lines
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 13.4: itrace command arguments

#### 13.1.6 listCSRs

#### 13.1.6.1 Argument description

List all CSRs in index order

# Registers

### 14.1 Level 1: Hart

#### 14.1.1 Core

Registers at level:1, type:Hart group:Core

Name	Bits	Initial-Hex	RW	Description
zero	32	0	r-	
ra	32	0	rw	
sp	32	0	rw	stack pointer
gp	32	0	rw	
tp	32	0	rw	
t0	32	0	rw	
t1	32	0	rw	
t2	32	0	rw	
s0	32	0	rw	
s1	32	0	rw	
a0	32	0	rw	
a1	32	0	rw	
a2	32	0	rw	
a3	32	0	rw	
a4	32	0	rw	
a5	32	0	rw	
a6	32	0	rw	
a7	32	0	rw	
s2	32	0	rw	
s3	32	0	rw	
s4	32	0	rw	
s5	32	0	rw	
s6	32	0	rw	
s7	32	0	rw	
s8	32	0	rw	
s9	32	0	rw	
s10	32	0	rw	
s11	32	0	rw	
t3	32	0	rw	
t4	32	0	rw	
t5	32	0	rw	
t6	32	0	rw	
pc	32	0	rw	program counter

Table 14.1: Registers at level 1, type:Hart group:Core

#### 14.1.2 User\_Control\_and\_Status

Registers at level:1, type:Hart group:User\_Control\_and\_Status

Name	Bits	Initial-Hex	RW	Description
cycle	32	0	r-	Cycle Counter
time	32	0	r-	Timer
instret	32	0	r-	Instructions Retired
hpmcounter3	32	0	r-	Performance Monitor Counter 3
hpmcounter4	32	0	r-	Performance Monitor Counter 4
hpmcounter5	32	0	r-	Performance Monitor Counter 5
hpmcounter6	32	0	r-	Performance Monitor Counter 6
hpmcounter7	32	0	r-	Performance Monitor Counter 7
hpmcounter8	32	0	r-	Performance Monitor Counter 8
hpmcounter9	32	0	r-	Performance Monitor Counter 9
hpmcounter10	32	0	r-	Performance Monitor Counter 10
hpmcounter11	32	0	r-	Performance Monitor Counter 11
hpmcounter12	32	0	r-	Performance Monitor Counter 12
hpmcounter13	32	0	r-	Performance Monitor Counter 13
hpmcounter14	32	0	r-	Performance Monitor Counter 14
hpmcounter15	32	0	r-	Performance Monitor Counter 15
hpmcounter16	32	0	r-	Performance Monitor Counter 16
hpmcounter17	32	0	r-	Performance Monitor Counter 17
hpmcounter18	32	0	r-	Performance Monitor Counter 18
hpmcounter19	32	0	r-	Performance Monitor Counter 19
hpmcounter20	32	0	r-	Performance Monitor Counter 20
hpmcounter21	32	0	r-	Performance Monitor Counter 21
hpmcounter22	32	0	r-	Performance Monitor Counter 22
hpmcounter23	32	0	r-	Performance Monitor Counter 23
hpmcounter24	32	0	r-	Performance Monitor Counter 24
hpmcounter25	32	0	r-	Performance Monitor Counter 25
hpmcounter26	32	0	r-	Performance Monitor Counter 26
hpmcounter27	32	0	r-	Performance Monitor Counter 27
hpmcounter28	32	0	r-	Performance Monitor Counter 28
hpmcounter29	32	0	r-	Performance Monitor Counter 29
hpmcounter30	32	0	r-	Performance Monitor Counter 30
hpmcounter31	32	0	r-	Performance Monitor Counter 31
cycleh	32	0	r-	Cycle Counter High
timeh	32	0	r-	Timer High
instreth	32	0	r-	Instructions Retired High
hpmcounterh3	32	0	r-	Performance Monitor High 3
hpmcounterh4	32	0	r-	Performance Monitor High 4
hpmcounterh5	32	0	r-	Performance Monitor High 5
hpmcounterh6	32	0	r-	Performance Monitor High 6
hpmcounterh7	32	0	r-	Performance Monitor High 7
hpmcounterh8	32	0	r-	Performance Monitor High 8
hpmcounterh9	32	0	r-	Performance Monitor High 9
hpmcounterh10	32	0	r-	Performance Monitor High 10
hpmcounterh11	32	0	r-	Performance Monitor High 11
hpmcounterh12	32	0	r-	Performance Monitor High 12
hpmcounterh13	32	0	r-	Performance Monitor High 13
hpmcounterh14	32	0	r-	Performance Monitor High 14
hpmcounterh15	32	0	r-	Performance Monitor High 15

hpmcounterh16	32	0	r-	Performance Monitor High 16
hpmcounterh17	32	0	r-	Performance Monitor High 17
hpmcounterh18	32	0	r-	Performance Monitor High 18
hpmcounterh19	32	0	r-	Performance Monitor High 19
hpmcounterh20	32	0	r-	Performance Monitor High 20
hpmcounterh21	32	0	r-	Performance Monitor High 21
hpmcounterh22	32	0	r-	Performance Monitor High 22
hpmcounterh23	32	0	r-	Performance Monitor High 23
hpmcounterh24	32	0	r-	Performance Monitor High 24
hpmcounterh25	32	0	r-	Performance Monitor High 25
hpmcounterh26	32	0	r-	Performance Monitor High 26
hpmcounterh27	32	0	r-	Performance Monitor High 27
hpmcounterh28	32	0	r-	Performance Monitor High 28
hpmcounterh29	32	0	r-	Performance Monitor High 29
hpmcounterh30	32	0	r-	Performance Monitor High 30
hpmcounterh31	32	0	r-	Performance Monitor High 31

Table 14.2: Registers at level 1, type:Hart group:User\_Control\_and\_Status

#### 14.1.3 Supervisor\_Control\_and\_Status

Registers at level:1, type:Hart group:Supervisor\_Control\_and\_Status

Name	Bits	Initial-Hex	RW	Description
sstatus	32	0	rw	Supervisor Status
sie	32	0	rw	Supervisor Interrupt Enable
stvec	32	0	rw	Supervisor Trap-Vector Base-Address
scounteren	32	0	rw	Supervisor Counter Enable
sscratch	32	0	rw	Supervisor Scratch
sepc	32	0	rw	Supervisor Exception Program Counter
scause	32	0	rw	Supervisor Cause
stval	32	0	rw	Supervisor Trap Value
sip	32	0	rw	Supervisor Interrupt Pending
satp	32	0	rw	Supervisor Address Translation and Protection

Table 14.3: Registers at level 1, type:Hart group:Supervisor\_Control\_and\_Status

#### 14.1.4 Machine\_Control\_and\_Status

Registers at level:1, type:Hart group:Machine\_Control\_and\_Status

Name	Bits	Initial-Hex	RW	Description
mstatus	32	0	rw	Machine Status
misa	32	40141105	rw	ISA and Extensions
medeleg	32	0	rw	Machine Exception Delegation
mideleg	32	0	rw	Machine Interrupt Delegation
mie	32	0	rw	Machine Interrupt Enable
mtvec	32	0	rw	Machine Trap-Vector Base-Address
mcounteren	32	0	rw	Machine Counter Enable
mhpmevent3	32	0	rw	Machine Performance Monitor Event Select 3
mhpmevent4	32	0	rw	Machine Performance Monitor Event Select 4
mhpmevent5	32	0	rw	Machine Performance Monitor Event Select 5
mhpmevent6	32	0	rw	Machine Performance Monitor Event Select 6
mhpmevent7	32	0	rw	Machine Performance Monitor Event Select 7
mhpmevent8	32	0	rw	Machine Performance Monitor Event Select 8

	1 00			
mhpmevent9	32	0	rw	Machine Performance Monitor Event Select 9
mhpmevent10	32	0	rw	Machine Performance Monitor Event Select 10
mhpmevent11	32	0	rw	Machine Performance Monitor Event Select 11
mhpmevent12	32	0	rw	Machine Performance Monitor Event Select 12
mhpmevent13	32	0	rw	Machine Performance Monitor Event Select 13
mhpmevent14	32	0	rw	Machine Performance Monitor Event Select 14
mhpmevent15	32	0	rw	Machine Performance Monitor Event Select 15
mhpmevent16	32	0	rw	Machine Performance Monitor Event Select 16
mhpmevent17	32	0	rw	Machine Performance Monitor Event Select 17
mhpmevent18	32	0	rw	Machine Performance Monitor Event Select 18
mhpmevent19	32	0	rw	Machine Performance Monitor Event Select 19
mhpmevent20	32	0	rw	Machine Performance Monitor Event Select 20
mhpmevent21	32	0	rw	Machine Performance Monitor Event Select 21
mhpmevent22	32	0	rw	Machine Performance Monitor Event Select 22
mhpmevent23	32	0	rw	Machine Performance Monitor Event Select 23
mhpmevent24	32	0	rw	Machine Performance Monitor Event Select 24
mhpmevent25	32	0	rw	Machine Performance Monitor Event Select 25
mhpmevent26	32	0		Machine Performance Monitor Event Select 25  Machine Performance Monitor Event Select 26
	32	-	rw	Machine Performance Monitor Event Select 20  Machine Performance Monitor Event Select 27
mhpmevent27	1	0	rw	
mhpmevent28	32	0	rw	Machine Performance Monitor Event Select 28
mhpmevent29	32	0	rw	Machine Performance Monitor Event Select 29
mhpmevent30	32	0	rw	Machine Performance Monitor Event Select 30
mhpmevent31	32	0	rw	Machine Performance Monitor Event Select 31
mscratch	32	0	rw	Machine Scratch
mepc	32	0	rw	Machine Exception Program Counter
mcause	32	0	rw	Machine Cause
mtval	32	0	rw	Machine Trap Value
mip	32	0	rw	Machine Interrupt Pending
pmpcfg0	32	0	rw	Physical Memory Protection Configuration 0
pmpcfg1	32	0	rw	Physical Memory Protection Configuration 1
pmpcfg2	32	0	rw	Physical Memory Protection Configuration 2
pmpcfg3	32	0	rw	Physical Memory Protection Configuration 3
pmpaddr0	32	0	rw	Physical Memory Protection Address 0
pmpaddr1	32	0	rw	Physical Memory Protection Address 1
pmpaddr2	32	0	rw	Physical Memory Protection Address 2
pmpaddr3	32	0	rw	Physical Memory Protection Address 3
pmpaddr4	32	0	rw	Physical Memory Protection Address 4
pmpaddr5	32	0	rw	Physical Memory Protection Address 5
pmpaddr6	32	0		Physical Memory Protection Address 6
		_	rw	Physical Memory Protection Address 7
pmpaddr7	32	0	rw	
pmpaddr8	1	0	rw	Physical Memory Protection Address 8
pmpaddr9	32	0	rw	Physical Memory Protection Address 9
pmpaddr10	32	0	rw	Physical Memory Protection Address 10
pmpaddr11	32	0	rw	Physical Memory Protection Address 11
pmpaddr12	32	0	rw	Physical Memory Protection Address 12
pmpaddr13	32	0	rw	Physical Memory Protection Address 13
pmpaddr14	32	0	rw	Physical Memory Protection Address 14
pmpaddr15	32	0	rw	Physical Memory Protection Address 15
tcontrol*	32	0	rw	Trigger Control
mcycle	32	0	rw	Machine Cycle Counter
minstret	32	0	rw	Machine Instructions Retired
mhpmcounter3	32	0	rw	Machine Performance Monitor Counter 3
mhpmcounter4	32	0	rw	Machine Performance Monitor Counter 4
mhpmcounter5	32	0	rw	Machine Performance Monitor Counter 5
mhpmcounter6	32	0	rw	Machine Performance Monitor Counter 6
mhpmcounter7	32	0	rw	Machine Performance Monitor Counter 7
IIIIpiiicouiiici i	1 32		1 **	

mhpmcounters 32 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 32 0 rw Machine Performance Monitor Counter 9 mhpmcounter11 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 13 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 13 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter29 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter40 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter40 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter40 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter40 32 0 rw Machine Perfor					
mhpmcounter10   32   0   rw   Machine Performance Monitor Counter 10   mhpmcounter11   32   0   rw   Machine Performance Monitor Counter 11   mhpmcounter13   32   0   rw   Machine Performance Monitor Counter 12   mhpmcounter14   32   0   rw   Machine Performance Monitor Counter 13   mhpmcounter15   32   0   rw   Machine Performance Monitor Counter 14   mhpmcounter16   32   0   rw   Machine Performance Monitor Counter 15   mhpmcounter16   32   0   rw   Machine Performance Monitor Counter 16   mhpmcounter17   32   0   rw   Machine Performance Monitor Counter 16   mhpmcounter18   32   0   rw   Machine Performance Monitor Counter 16   mhpmcounter18   32   0   rw   Machine Performance Monitor Counter 17   mhpmcounter19   32   0   rw   Machine Performance Monitor Counter 18   mhpmcounter20   32   0   rw   Machine Performance Monitor Counter 20   mhpmcounter21   32   0   rw   Machine Performance Monitor Counter 21   mhpmcounter22   32   0   rw   Machine Performance Monitor Counter 21   mhpmcounter23   32   0   rw   Machine Performance Monitor Counter 22   mhpmcounter24   32   0   rw   Machine Performance Monitor Counter 23   mhpmcounter24   32   0   rw   Machine Performance Monitor Counter 23   mhpmcounter25   32   0   rw   Machine Performance Monitor Counter 24   mhpmcounter26   32   0   rw   Machine Performance Monitor Counter 24   mhpmcounter27   32   0   rw   Machine Performance Monitor Counter 25   mhpmcounter27   32   0   rw   Machine Performance Monitor Counter 26   mhpmcounter28   32   0   rw   Machine Performance Monitor Counter 27   mhpmcounter29   32   0   rw   Machine Performance Monitor Counter 27   mhpmcounter30   32   0   rw   Machine Performance Monitor Counter 29   mhpmcounter30   32   0   rw   Machine Performance Monitor Counter 29   mhpmcounter30   32   0   rw   Machine Performance Monitor Counter 31   mpmcounter30   32   0   rw   Machine Performance Monitor Counter 31   mpmcounter30   32   0   rw   Machine Performance Monitor Counter 31   mpmcounter30   32   0   rw   Machine Performance Monitor C	mhpmcounter8	32	0	rw	Machine Performance Monitor Counter 8
mhpmcounter11   32   0   rw   Machine Performance Monitor Counter 12   mhpmcounter13   32   0   rw   Machine Performance Monitor Counter 13   mhpmcounter14   32   0   rw   Machine Performance Monitor Counter 14   mhpmcounter15   32   0   rw   Machine Performance Monitor Counter 14   mhpmcounter16   32   0   rw   Machine Performance Monitor Counter 15   mhpmcounter17   32   0   rw   Machine Performance Monitor Counter 16   mhpmcounter18   32   0   rw   Machine Performance Monitor Counter 16   mhpmcounter18   32   0   rw   Machine Performance Monitor Counter 17   mhpmcounter18   32   0   rw   Machine Performance Monitor Counter 18   mhpmcounter20   32   0   rw   Machine Performance Monitor Counter 19   mhpmcounter20   32   0   rw   Machine Performance Monitor Counter 20   mhpmcounter20   32   0   rw   Machine Performance Monitor Counter 20   mhpmcounter21   32   0   rw   Machine Performance Monitor Counter 21   mhpmcounter23   32   0   rw   Machine Performance Monitor Counter 22   mhpmcounter24   32   0   rw   Machine Performance Monitor Counter 23   mhpmcounter25   32   0   rw   Machine Performance Monitor Counter 24   mhpmcounter26   32   0   rw   Machine Performance Monitor Counter 25   mhpmcounter27   32   0   rw   Machine Performance Monitor Counter 26   mhpmcounter28   32   0   rw   Machine Performance Monitor Counter 27   mhpmcounter28   32   0   rw   Machine Performance Monitor Counter 29   mhpmcounter30   32   0   rw   Machine Performance Monitor Counter 29   mhpmcounter30   32   0   rw   Machine Performance Monitor Counter 29   mhpmcounter30   32   0   rw   Machine Performance Monitor Counter 29   mhpmcounter30   32   0   rw   Machine Performance Monitor Counter 29   mhpmcounter30   32   0   rw   Machine Performance Monitor Counter 31   mhpmcounter30   32   0   rw   Machine Performance Monitor Counter 31   mhpmcounter30   32   0   rw   Machine Performance Monitor Counter 11gh 1   minstreth   32   0   rw   Machine Performance Monitor Counter 11gh 1   minstreth   32   0   rw   Machine Performance Monito	-		ů.	rw	
mhpmcounter12   32   0   rw   Machine Performance Monitor Counter 12   mhpmcounter13   32   0   rw   Machine Performance Monitor Counter 13   mhpmcounter15   32   0   rw   Machine Performance Monitor Counter 14   mhpmcounter16   32   0   rw   Machine Performance Monitor Counter 15   mhpmcounter17   32   0   rw   Machine Performance Monitor Counter 16   mhpmcounter18   32   0   rw   Machine Performance Monitor Counter 17   mhpmcounter18   32   0   rw   Machine Performance Monitor Counter 18   mhpmcounter19   32   0   rw   Machine Performance Monitor Counter 18   mhpmcounter20   32   0   rw   Machine Performance Monitor Counter 19   mhpmcounter20   32   0   rw   Machine Performance Monitor Counter 20   mhpmcounter21   32   0   rw   Machine Performance Monitor Counter 21   mhpmcounter22   32   0   rw   Machine Performance Monitor Counter 21   mhpmcounter23   32   0   rw   Machine Performance Monitor Counter 22   mhpmcounter24   32   0   rw   Machine Performance Monitor Counter 23   mhpmcounter25   32   0   rw   Machine Performance Monitor Counter 24   mhpmcounter26   32   0   rw   Machine Performance Monitor Counter 25   mhpmcounter27   32   0   rw   Machine Performance Monitor Counter 26   mhpmcounter28   32   0   rw   Machine Performance Monitor Counter 27   mhpmcounter28   32   0   rw   Machine Performance Monitor Counter 28   mhpmcounter30   32   0   rw   Machine Performance Monitor Counter 29   mhpmcounter30   32   0   rw   Machine Performance Monitor Counter 29   mhpmcounter30   32   0   rw   Machine Performance Monitor Counter 30   mhpmcounter30   32   0   rw   Machine Performance Monitor Counter 31   mcycleh   32   0   rw   Machine Performance Monitor Counter 31   mcycleh   32   0   rw   Machine Performance Monitor Counter 31   mcycleh   32   0   rw   Machine Performance Monitor Counter 11gh 19   mhpmcounter16   32   0   rw   Machine Performance Monitor Counter 11gh 19   mhpmcounter16   32   0   rw   Machine Performance Monitor Counter 11gh 19   mhpmcounter16   32   0   rw   Machine Performance Monitor C	-		-	rw	
mbpmcounter13   32   0			-	rw	
mhpmcounter14 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter29 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter51 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter51 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter51 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter51 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter51 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter51 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter51 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter51 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter51 32 0 rw Machine Performance Monitor C	-		-	rw	
mhpmcounter15 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 31 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter4 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter4 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter4 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter4 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter4 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter4 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter4 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter4 32 0 rw Machine Performance			-	rw	
mhpmcounter16 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter29 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter29 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter29 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 31 meycleh 32 0 rw Machine Performance Monitor Counter 31 meycleh 32 0 rw Machine Performance Monitor Counter 31 meycleh 32 0 rw Machine Performance Monitor Counter 31 mhpmcounter44 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter50 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter60 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter60 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter60 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter60 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter60 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter60 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter60 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter60 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter60 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter60 32 0 rw Machine Performance Monitor C	mhpmcounter14		0	rw	Machine Performance Monitor Counter 14
mbpmcounter17 32 0 rw Machine Performance Monitor Counter 18 mbpmcounter18 32 0 rw Machine Performance Monitor Counter 18 mbpmcounter20 32 0 rw Machine Performance Monitor Counter 19 mbpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mbpmcounter22 32 0 rw Machine Performance Monitor Counter 21 mbpmcounter23 32 0 rw Machine Performance Monitor Counter 22 mbpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mbpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mbpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mbpmcounter26 32 0 rw Machine Performance Monitor Counter 26 mbpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mbpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mbpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mbpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mbpmcounter29 32 0 rw Machine Performance Monitor Counter 29 mbpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mbpmcounter30 32 0 rw Machine Performance Monitor Counter 30 mbpmcounter30 32 0 rw Machine Performance Monitor Counter 30 mbpmcounter30 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mbpmcounter30 32 0 rw Machine Performance Monitor Counter 31 mbpmcounter30 32 0 rw Machine Performance Monitor Counter 31 mbpmcounter30 32 0 rw Machine Performance Monitor Counter High 3 minstreth 32 0 rw Machine Performance Monitor Counter High 3 mbpmcounter40 32 0 rw Machine Performance Monitor Counter High 5 mbpmcounter40 32 0 rw Machine Performance Monitor Counter High 5 mbpmcounter61 32 0 rw Machine Performance Monitor Counter High 6 mbpmcounter61 32 0 rw Machine Performance Monitor Counter High 7 mbpmcounter61 32 0 rw Machine Performance Monitor Counter High 8 mbpmcounter61 32 0 rw Machine Performance Monitor Counter High 9 mbpmcounter61 32 0 rw Machine Performance Monitor Counter High 10 mbpmcounter61 32 0 rw Machine Performance Monitor Counter High 11 mbpmcounter61 32 0 rw Machine Performance Monitor Counter High	mhpmcounter15		0	rw	Machine Performance Monitor Counter 15
mhpmcounter18 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter29 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter29 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounterh4 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounterh5 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounterh6 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounterh7 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 1 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 1 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 1 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh10 32 0 rw Machine Performance Monitor	mhpmcounter16	32	0	rw	Machine Performance Monitor Counter 16
mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter29 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 31 meycleh 32 0 rw Machine Performance Monitor Counter 181 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 181 mhpmcounter31 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounter31 32 0 rw Machine Performance Monitor Counter High 1 mhpmcounter31 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounter31 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounter31 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounter32 32 0 rw Machine Performance Monitor Counter High 1 mhpmcounter33 32 0 rw Machine Performance Monitor Counter High 1 mhpmcounter34 32 0 rw Machine Performance Monitor Counter High 1 mhpmcounter35 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter36 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter37 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter39 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter39 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter39 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter39 32 0 rw Machine Perfor	mhpmcounter17	32	0	rw	Machine Performance Monitor Counter 17
mbpmcounter20         32         0         rw         Machine Performance Monitor Counter 20           mbpmcounter21         32         0         rw         Machine Performance Monitor Counter 21           mbpmcounter23         32         0         rw         Machine Performance Monitor Counter 22           mbpmcounter23         32         0         rw         Machine Performance Monitor Counter 23           mbpmcounter26         32         0         rw         Machine Performance Monitor Counter 24           mbpmcounter27         32         0         rw         Machine Performance Monitor Counter 25           mbpmcounter27         32         0         rw         Machine Performance Monitor Counter 27           mbpmcounter29         32         0         rw         Machine Performance Monitor Counter 27           mbpmcounter30         32         0         rw         Machine Performance Monitor Counter 30           mbpmcounter31         32         0         rw         Machine Performance Monitor Counter 30           mbpmcounter33         32         0         rw         Machine Performance Monitor Counter 13           mcycleh         32         0         rw         Machine Performance Monitor Counter High 3           mbpmcounterb3         32	mhpmcounter18	32	0	rw	Machine Performance Monitor Counter 18
mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter29 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 31 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machi	mhpmcounter19	32	0	rw	Machine Performance Monitor Counter 19
mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter29 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounterh4 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounterh5 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounterh6 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounterh7 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh19 32 0 rw Machine Perf	mhpmcounter20	32	0	rw	Machine Performance Monitor Counter 20
mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter29 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 31 mhpmcounter40 32 0 rw Machine Performance Monitor Counter 31 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter41 32 0 rw Ma	mhpmcounter21	32	0	rw	Machine Performance Monitor Counter 21
mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mhpmcounter41 32 0 rw Machine Performance Monitor Counter 31 mhpmcounter43 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounter44 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounter45 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounter46 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounter46 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounter49 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 19 mhpm	mhpmcounter22	32	0	rw	Machine Performance Monitor Counter 22
mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter39 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 31 meycleh 32 0 rw Machine Performance Monitor Counter 31 meycleh 32 0 rw Machine Performance Monitor Counter 31 meycleh 32 0 rw Machine Performance Monitor Counter 31 mhpmcounter43 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounter44 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounter45 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounter46 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounter47 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounter48 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounter49 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounter49 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounter	mhpmcounter23	32	0	rw	Machine Performance Monitor Counter 23
mhpmcounter25 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter29 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 31 meycleh 32 0 rw Machine Performance Monitor Counter 31 meycleh 32 0 rw Machine Performance Monitor Counter 31 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 31 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounter41 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounter45 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounter46 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounter47 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounter48 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounter49 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounter40 32 0 rw Machine Performance Monitor Counter High 20 mhpm	mhpmcounter24	32	0	rw	Machine Performance Monitor Counter 24
mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Instructions Retired High mhpmcounterh3 32 0 rw Machine Instructions Retired High mhpmcounterh4 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounterh5 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounterh6 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounterh7 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter Hig		32	0	rw	Machine Performance Monitor Counter 25
mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Instructions Retired High mhpmcounterh3 32 0 rw Machine Instructions Retired High mhpmcounterh4 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounterh5 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounterh6 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounterh7 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter Hig		32	0	rw	Machine Performance Monitor Counter 26
mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28 mhpmcounter30 32 0 rw Machine Performance Monitor Counter 29 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Performance Monitor Counter 31 minstreth 32 0 rw Machine Instructions Retired High minstreth 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounterh3 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounterh4 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounterh5 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounterh6 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounterh7 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh24 32 0 rw Machine Performanc			0	rw	Machine Performance Monitor Counter 27
mbpmcounter39 32 0 rw Machine Performance Monitor Counter 29 mbpmcounter31 32 0 rw Machine Performance Monitor Counter 30 mbpmcounter31 32 0 rw Machine Performance Monitor Counter 31 meycleh 32 0 rw Machine Performance Monitor Counter 31 mistreth 32 0 rw Machine Instructions Retired High mbpmcounterh3 32 0 rw Machine Performance Monitor Counter High 3 mbpmcounterh4 32 0 rw Machine Performance Monitor Counter High 4 mbpmcounterh5 32 0 rw Machine Performance Monitor Counter High 6 mbpmcounterh6 32 0 rw Machine Performance Monitor Counter High 6 mbpmcounterh7 32 0 rw Machine Performance Monitor Counter High 7 mbpmcounterh8 32 0 rw Machine Performance Monitor Counter High 8 mbpmcounterh9 32 0 rw Machine Performance Monitor Counter High 8 mbpmcounterh10 32 0 rw Machine Performance Monitor Counter High 8 mbpmcounterh10 32 0 rw Machine Performance Monitor Counter High 10 mbpmcounterh11 32 0 rw Machine Performance Monitor Counter High 10 mbpmcounterh12 32 0 rw Machine Performance Monitor Counter High 11 mbpmcounterh13 32 0 rw Machine Performance Monitor Counter High 12 mbpmcounterh14 32 0 rw Machine Performance Monitor Counter High 13 mbpmcounterh15 32 0 rw Machine Performance Monitor Counter High 14 mbpmcounterh16 32 0 rw Machine Performance Monitor Counter High 14 mbpmcounterh17 32 0 rw Machine Performance Monitor Counter High 15 mbpmcounterh18 32 0 rw Machine Performance Monitor Counter High 16 mbpmcounterh19 32 0 rw Machine Performance Monitor Counter High 16 mbpmcounterh19 32 0 rw Machine Performance Monitor Counter High 17 mbpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mbpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mbpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mbpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mbpmcounterh22 32 0 rw Machine Performance Monitor Counter High 21 mbpmcounterh24 32 0 rw Machine Performance Monitor Counter High 25 mbpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mbpmcounterh26 32 0 rw Machine			0	rw	
mhpmcounter30 32 0 rw Machine Performance Monitor Counter 30 mhpmcounter31 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Cycle Counter High minstreth 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounterh4 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounterh5 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounterh6 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounterh6 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounterh7 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machi			0	rw	
mipmcounter31 32 0 rw Machine Performance Monitor Counter 31 mcycleh 32 0 rw Machine Cycle Counter High minstreth 32 0 rw Machine Enstructions Retired High mhpmcounterh3 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounterh4 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounterh5 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounterh6 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounterh7 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 13 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 13 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine			-		
mistreth 32 0 rw Machine Cycle Counter High minstreth 32 0 rw Machine Instructions Retired High mhpmcounterh3 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounterh4 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounterh5 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounterh6 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounterh7 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 13 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw	-		0		
minstreth 32 0 rw Machine Instructions Retired High mhpmcounterh3 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounterh4 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounterh5 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounterh6 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounterh7 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 13 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 2	-				
mhpmcounterh3 32 0 rw Machine Performance Monitor Counter High 3 mhpmcounterh4 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounterh5 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounterh6 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounterh7 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor					
mhpmcounterh4 32 0 rw Machine Performance Monitor Counter High 4 mhpmcounterh5 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounterh6 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounterh7 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 13 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26			-		9
mhpmcounterh5 32 0 rw Machine Performance Monitor Counter High 5 mhpmcounterh6 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounterh7 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 13 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26			-		
mhpmcounterh6 32 0 rw Machine Performance Monitor Counter High 6 mhpmcounterh7 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 13 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26					g ·
mhpmcounterh7 32 0 rw Machine Performance Monitor Counter High 7 mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 13 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27	-		-		g ·
mhpmcounterh8 32 0 rw Machine Performance Monitor Counter High 8 mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 13 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27			-		
mhpmcounterh9 32 0 rw Machine Performance Monitor Counter High 9 mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 13 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27			-		9
mhpmcounterh10 32 0 rw Machine Performance Monitor Counter High 10 mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 13 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27	•		-		
mhpmcounterh11 32 0 rw Machine Performance Monitor Counter High 11 mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 13 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26					
mhpmcounterh12 32 0 rw Machine Performance Monitor Counter High 12 mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 13 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27			-		
mhpmcounterh13 32 0 rw Machine Performance Monitor Counter High 13 mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27			-		
mhpmcounterh14 32 0 rw Machine Performance Monitor Counter High 14 mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27			-		g g
mhpmcounterh15 32 0 rw Machine Performance Monitor Counter High 15 mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27	-		~		
mhpmcounterh16 32 0 rw Machine Performance Monitor Counter High 16 mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27					
mhpmcounterh17 32 0 rw Machine Performance Monitor Counter High 17 mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27					
mhpmcounterh18 32 0 rw Machine Performance Monitor Counter High 18 mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27	_				
mhpmcounterh19 32 0 rw Machine Performance Monitor Counter High 19 mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27	_				
mhpmcounterh20 32 0 rw Machine Performance Monitor Counter High 20 mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27	_		-		
mhpmcounterh21 32 0 rw Machine Performance Monitor Counter High 21 mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27	-				
mhpmcounterh22 32 0 rw Machine Performance Monitor Counter High 22 mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27					
mhpmcounterh23 32 0 rw Machine Performance Monitor Counter High 23 mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27	_				
mhpmcounterh24 32 0 rw Machine Performance Monitor Counter High 24 mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27	_				
mhpmcounterh25 32 0 rw Machine Performance Monitor Counter High 25 mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27	_		-		
mhpmcounterh26 32 0 rw Machine Performance Monitor Counter High 26 mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27	_				_
mhpmcounterh27 32 0 rw Machine Performance Monitor Counter High 27					
	_				
mhpmcounterh28   32   0   rw   Machine Performance Monitor Counter High 28	-				
	_			rw	
mhpmcounterh29 32 0 rw Machine Performance Monitor Counter High 29				rw	
mhpmcounterh30   32   0   rw   Machine Performance Monitor Counter High 30	_			rw	_
mhpmcounterh31 32 0 rw Machine Performance Monitor Counter High 31				rw	_
mvendorid 32 0 r- Vendor ID	mvendorid	32	0	r-	Vendor ID

marchid	32	0	r-	Architecture ID
mimpid	32	0	r-	Implementation ID
mhartid	32	0	r-	Hardware Thread ID

Table 14.4: Registers at level 1, type:Hart group:Machine\_Control\_and\_Status

#### 14.1.5 Integration\_support

Registers at level:1, type:Hart group:Integration\_support

Name	Bits	Initial-Hex	RW	Description
LRSCAddress	32	fffffff	rw	LR/SC active lock address
commercial	8	0	r-	Commercial feature in use
PTWStage	8	0	r-	PTW active stage (0:none 1:HS 2:VS 3:G)
PTWInputAddr	64	0	r-	PTW input address
PTWLevel	8	0	r-	PTW active level
ASYNCPE	8	0	r-	Asynchronous Event Pending & Enabled

Table 14.5: Registers at level 1, type:Hart group:Integration\_support

<sup>\*</sup> Registers marked with an asterisk are part of the processor extension library.