Device Characterization Project 2 - October 11, 2002

0.18 μm n-MOSFET CHARACTERIZATION

Due: October 23, 2002 at lecture

In this second device characterization project of 6.720J/3.43J, an integrated n-channel MOSFET belonging to the 0.18 μm logic CMOS technology generation is characterized in detail. Several devices of this kind are available at the MIT Microelectronics WebLab courtesy of National Semiconductors.

The MOSFET is connected as shown in the schematic on line (use any of the devices labeled "*6.720 0.18 um nMOSFET*"). Take the measurements specified below. Once satisfied with the look of the data displayed through the web, you should download the data set for graphing and further analysis using your preferred software tool (typically MATLAB or EXCEL).

For all the following measurements, hold V_{GS} between 0 and 2 V and V_{DS} between 0 and 2 V. Unless specified, the back bias should be $V_{BS} = 0$ V. When relevant, examine V_{BS} between 0 and -2 V. At all times, keep a compliance of 20 mA in the drain, 1 μA on the gate and 1 mA on the body. Refer to Appendix A at end of this document for basic information about the MOSFET.

Here is your assignment:

1) *(10 points)* Measure and download the *output characteristics*, that is, I_D vs. V_{DS} with V_{GS} as parameter. In your local machine graph the output characteristics (**graph 1**, linear scales).

2) *(10 points)* Program the HP4155 to calculate the *output conductance* $g_d = \frac{\partial I_D}{\partial V_{DS}}$. Download g_d. Graph g_d vs. V_{DS} with V_{GS} as parameter (**graph 2**, linear scales). This measurement is best done in conjunction with 1) above.

3) *(10 points)* Measure and download the *transfer characteristics*, that is I_D vs. V_{GS} with V_{DS} as parameter. In your local machine, graph the transfer characteristics (**graph 3**, linear scales).

4) *(10 points)* Program and download the *transconductance* $g_m = \frac{\partial I_D}{\partial V_{GS}}$. Graph g_m vs. V_{GS} with V_{DS} as parameter (**graph 4**, linear scales). This measurement is best done in conjunction with 3) above.

5) *(10 points)* Measure and download the *backgate characteristics in saturation regime*, that is, I_D vs. V_{GS} with V_{BS} as parameter for $V_{DS} = 2\ V$. Step V_{BS} between 0 and $-2\ V$. Graph the characteristics (**graph 5**, linear scales).

6) *(10 points)* Measure and download the *subthreshold characteristics*, that is I_D vs. V_{GS} for $V_{DS} = 2\ V$. Graph I_D vs. V_{GS} (**graph 6**, log-linear scales).

7) *(10 points)* From the $V_{BS} = 0$ output and transfer characteristics and using the models described in Appendix A, extract $\mu_e C_{ox}$ and the threshold voltage, V_{th}. Graph together the experimental and the modeled output characteristics (**graph 7**, linear scales).

8) *(10 points)* From the $V_{BS} = 0$ output conductance data and using the models described in Appendix A, extract λ. Graph together the experimental and the modeled output conductance as a function of V_{DS} with V_{GS} as parameter (**graph 8**, linear scales).

9) *(10 points)* From the backgate characteristics, extract the treshold voltage as a function of V_{BS}. Extract the values of V_{tho}, γ and ϕ_{sth} (hint: try values for ϕ_{sth} in the $0.6-1\ V$ range). Graph together the experimental and modeled dependence of V_{th} vs. V_{BS} (**graph 9**, linear scales).

10) *(10 points)* From the transfer characteristics and using the models described in Appendix A, extract I_{off}, the ideality factor n, and compute the subthreshold slope S. Graph together the experimental and the modeled subthreshold characteristics **graph 10**, log-linear scales).

As inputs to this exercise, you need the dimensions of the gate of the MOSFET: $L = 0.18\ \mu m$, $W = 20\ \mu m$. The temperature of the room can be read on the top-right corner of the measurement results window in the graphical applet or the top center of the same window in the classical applet.

Additional information and assorted advice:

- This project might take a substantial amount of time. You should start early.
- Weblab supports 8 devices at any one time. The device under test is selected through the *Device* menu in the *Channel Definition* frame. Use any one of the devices labeled "*6.720 0.18 um nMOSFET*". The device location might change as weblab is being used in other subjects this semester.
- The graphs need not be too fancy, just simply correct. They must have proper tickmarks, axis labeling and correct units. If there are several lines, each one should be properly identified (handwriting is OK).

- If you encounter problems with the WebLab, please e-mail the TA, Jorg Scholvin, the instructor, Prof. del Alamo or the weblab system manager, David Zych. We are particularly interested in your feedback regarding the new graphical applet. Please let us know if you encounter any problems. If we do not know about them, we cannot fix them. Use the "Report a Bug" tab in the WebLab website to report problems.
- You have to exercise great care with these devices. **Please do not apply a higher voltage than suggested**. The MOSFET is real and it can be damaged. If the characteristics look funny, try the other devices and let us know right away so that we can replace it.
- It will be to your advantage to make good use of the *Set-up* and *User-defined* functions that are built into the tool under the *File* menu of the *Channel Definition* frame (see manual).
- For research purposes, the system keeps a record of all logins and all scripts that each user executes and all results that are obtained.

Acknowledgement:

The devices used in this exercise have been provided by **National Semiconductors** specifically for the educational use of 6.720J/3.43J students. These are representative devices from the state-of-the-art 0.18 μm CMOS logic technology generation. Special thanks go to James Gagnon, Eric Falconer, Xiaoman Duan, and John Littlefield from National Semiconductors in South Portland (Maine) for making this possible!

Note on collaboration policy

In carrying out this exercise (as in all exercises in this class), you may collaborate with somebody else that is taking the subject. In fact, collaboration is encouraged. However, this is not a group project to be divided among several participants. Every individual must have carried out the entire exercise, that means, using the web tool, graphing the data off line, and extracting suitable parameters. Everyone of these items contains a substantial educational experience that every individual must be exposed to. If you have questions regarding this policy, please ask the instructor. Prominently shown in your solutions should be the name of the person(s) you have collaborated with in this exercise.

Appendix A: n-channel MOSFET I-V characteristics

The MOSFET terminal naming convention, voltage and current notation are shown below:



The *output characteristics* of the MOSFET refer to a graph that shows the drain current, I_D, *vs.* the drain-source voltage, V_{DS}, with the gate-source voltage V_{GS} as parameter:



The slope of the drain current with V_{DS} is the *output conductance* g_d, which graphed as a function of V_{DS} looks like:



The *transfer characteristics* refer to a graph of I_D vs. V_{GS} with V_{DS} as parameter.



The slope of the drain current with V_{GS} is called the *transconductance* g_m, which graphed as a function of V_{GS} looks like:



The *backgate characteristics* show the drain current in saturation as a function of V_{GS} for several values of V_{BS}:



The *subthreshold characteristics* show I_D vs. V_{GS} in a semilog scale:



From these experimental characteristics, one can extract important parameters of a MOSFET. For this exercise, use the long-channel description of the I-V characteristics of a MOSFET:

- *Linear regime*, $V_{GS} > V_{th},\ V_{DS} < V_{DSsat}$:

$$I_D = \mu_e C_{ox} \frac{W}{L}(V_{GS} - \frac{V_{DS}}{2} - V_{th})V_{DS}$$

- *Saturation regime*, $V_{GS} > V_{th},\ V_{DS} > V_{DSsat}$:

$$I_D = \mu_e C_{ox} \frac{W}{2L}(V_{GS} - V_{th})^2[1 + \lambda(V_{DS} - V_{DSsat})]$$

  where, V_{DSsat} is the drain-source voltage that saturates the transistor. In the simplest long-channel model:

$$V_{DSsat} = V_{GS} - V_{th}$$

- Effect of *back bias*:

$$V_{th} = V_{tho} + \gamma(\sqrt{\phi_{sth} - V_{BS}} - \sqrt{\phi_{sth}})$$

- *Subthreshold regime*, $V_{DS} > V_{DSsat}$:

$$I_D = I_{off} \exp \frac{qV_{GS}}{nkT}$$

The *subthreshold slope* is defined as:

$$S = n\frac{kT}{q} \ln 10$$

and it has units of mV/dec ("millivolts per decade").