

- [12] K. Ralev and P. Bauer, "Asymptotic behavior of block floating point digital filters," *Circuits, Syst. Signal Processing*, vol. 18, no. 1, pp. 75–85, 1999.
- [13] P. Bauer and K. Ralev, "A limit cycle suppressing arithmetic format for digital filters," *IEEE Trans. Circuits Syst. I*, vol. 45, pp. 1104–1107, Oct. 1998.

## Low-Voltage CMOS Operational Amplifiers with Wide Input–Output Swing Based on a Novel Scheme

J. Ramírez-Angulo, A. Torralba, R. G. Carvajal, and J. Tombs

**Abstract**—A scheme to achieve low-voltage wide-bandwidth operation of CMOS op-amps with rail-to-rail input and output swing and constant gm is presented. It is based on a novel concept that uses a floating voltage controlled voltage source in the feedback path of the op amp in order to keep its input terminals close to one of the supply rails. Postlayout simulations on a 1.2-V rail-to-rail op amp with 13 MHz GB are presented which verify the proposed scheme.

**Index Terms**—CMOS analog integrated circuits, operational amplifiers.

### I. INTRODUCTION

Low-voltage op-amp operation requires, on the one hand, utilization of class-AB output stages to achieve wide output signal swing and, on the other hand, to maintain both op-amp input terminals close to one of the supply rails to reduce the supply requirements of the op-amp input stage. Several class-AB op amps have been reported that operate with a supply voltage close to a transistor's threshold voltage and that achieve rail-to-rail output swing [1]–[4]. These schemes are restricted to discrete-time operation. We present here a novel scheme that allows implementation of low-voltage continuous-time (and discrete-time) CMOS amplifiers with wide bandwidth, wide input and output signal swings and constant transconductance gain.

### II. THE FLOATING VCVS TECHNIQUE

Traditionally, rail-to-rail input swing operation is based on the use of complementary MOS differential input stages. This technique is restricted for supply voltages greater than two threshold voltages. In this section, a technique is introduced that allows almost rail-to-rail input signal supply with a total supply close to a transistor's threshold voltage. To introduce the proposed technique let us consider an op amp in voltage follower configuration [Fig. 1(a)]. Assuming that a PMOS differential pair is used at the input stage, both inputs should operate at ground potential and a very small swing would be available for the input voltage source  $V_s$ .

The proposed technique grounds the positive op-amp input and reproduces the input signal as a floating voltage controlled voltage source (FVCVS) in the feedback path of the op amp [Fig. 1(b)]. In this way,




Fig. 1. Proposed FVCVS technique. (a) Op amp in voltage follower configuration. (b) Grounding the opamp input and inserting a FVCVS in the feedback path.

the op-amp input stage consists of only one PMOS differential pair which always operates with both inputs at ground potential. The proposed technique provides the amplifier with rail-to-rail input swing and constant transconductance gain ( $g_m$ ), remaining functional even for a very low supply voltage.

The technique proposed here is the first one that allows very low-voltage supply continuous-time operation with rail-to-rail input swing, constant  $g_m$ , and high-input impedance. The techniques used in [2]–[4] keep the op-amp input terminals close to a supply rail but can only be used in sampled-data schemes, since they are based on charge compensation techniques using switched capacitors. A continuous-time counterpart to these techniques was reported in [5] but lacks high-input impedance and only allows implementation of inverting amplifiers. In [6] a continuous-time technique for 1-V supply operation based on bulk-driven transistors is described. This technique causes a reduction in the transconductance gain and for this reason, it has serious limitations regarding frequency response, noise, and signal dependent  $g_m$ .

### III. A PRACTICAL IMPLEMENTATION

A low-voltage implementation of the FVCVS technique is shown in Fig. 2. The voltage-to-voltage transfer is split into two steps: 1) a voltage-to-current conversion [Fig. 2(a)] where ideally a current  $I_b = V_s/R$  is obtained and 2) a current-to-voltage conversion [Fig. 2(b)] where an output voltage  $V_o = I_b \cdot R = V_s$  is obtained.

The voltage-to-current conversion is achieved by means of the transadmittance amplifier depicted in Fig. 2(a). It has a resistor  $R$  and two matched current sources, whose value  $I_b$  is forced by the feedback loop to take a value  $I_b = (V_s - V_{ref})/R$ . To this end, an amplifier (denoted DA) compares a reference voltage  $V_{ref}$  to the voltage at node C. DA generates a voltage at node A which controls the current  $I_b$  in the resistor  $R$  connected between the input signal source  $V_s$  and node C. Low-voltage mirroring techniques are used to replicate  $I_b$  on the bottom of the circuit by means of the control voltage at node B. Although, in the ideal case  $V_{ref}$  can be tied to ground, in the practical implementation the bottom current source requires a minimum voltage of  $V_{DSSat} = V_{GS} - V_t$  to operate.  $V_{DSSat}$  (and, hence,  $V_{ref}$ ) can be selected to have a value as small as 0.1 V. Notice that, since both input terminals of DA are at  $V_{ref}$  potential, the amplifier DA can operate with a single supply voltage close to a transistor's threshold voltage. In the ideal case, the input impedance is infinite, although in the practical implementation the input impedance is determined by the impedance of the  $I_b$  current sources.

The current to voltage conversion [(Fig. 2(b))] is achieved in a similar way by means of a transresistance amplifier. A resistor with value  $R$  and two current sources with value  $I_b$  are placed in the feedback path of the main operational amplifier OA, whose positive input terminal is also connected to  $V_{ref}$ . Negative feedback leads to an output voltage  $V_{out} = I_b R + V_{ref} = V_s$ . Similarly to the previous case, a minimum voltage  $V_{ref} = V_{DSSat}$  is required for operation of the bottom current

Manuscript received February 4, 1999; revised August 17, 1999. This paper was recommended by Associate Editor A. H. M. Van Roermund.

J. Ramírez-Angulo is with the Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM 88003-0001 USA (e-mail: jramirez@nmsu.edu).

A. Torralba, R. G. Carvajal, and J. Tombs are with Departamento de Ingeniería Electrónica, Escuela Superior de Ingenieros, Universidad de Sevilla, Sevilla, Spain (e-mail: carvajal@gte.esi.us.es).

Publisher Item Identifier S 1057-7122(00)03961-1.




Fig. 2. An implementation of the FVCVS. (a) STEP 1: Voltage-to-current conversion with an auxiliary opamp  $DA$ . (b) STEP 2: Current-to-voltage conversion inserting the FVCVS in the feedback path of the main operational amplifier  $OA$ .




Fig. 3. Low-voltage implementations: (a) Main op amp  $OA$ . (b) Auxiliary op amp  $DA$ .

source. Notice that for an ideal op amp, the current source located in the op-amp output terminal is not necessary, although in the practical implementation this source is convenient to prevent increasing the input offset voltage of the op amp.

In both steps the input terminals of the amplifiers ( $OA$  and  $DA$ ) operate at  $V_{ref}$ , which enables operation with a supply voltage close to a transistor's threshold voltage. Fig. 3 shows the possible implementation of the amplifiers of  $OA$  and  $DA$ .  $OA$  is a two-stage class-AB low-voltage amplifier with rail-to-rail output swing [5].  $DA$  is a simple differential pair with active load. Both implementations can operate with a total supply close to a transistor's threshold voltage.

#### IV. SIMULATED RESULTS

Fig. 4 shows postlayout simulations of the dc transfer characteristic and the pulse response of the unity gain amplifier. For simulations,  $0.8\text{-}\mu\text{m}$  CMOS technology parameters of the AMS-CXQ process extracted from a layout were used. A value  $R = 20\text{ K}\Omega$  and  $W/L$  of  $200/2$  and  $90/2$  were used for  $P$  and  $N$  transistors in  $DA$  and for the




Fig. 4. Post-layout simulations. (a) DC-transfer characteristic. (b) Pulse response.

current sources. A single supply voltage  $V_{DD} = 1.2\text{ V}$  and a capacitive load  $C_L = 10\text{ pF}$  was used. In Fig. 4(a) near rail-to-rail input and output signal swings can be observed. Simulated gain-bandwidth product was  $13\text{ MHz}$ . The simulated THD for a  $150\text{-kHz}$  sinusoidal input was  $0.09\%$ . The total equivalent input noise in the bandwidth of the circuit was  $127\text{ }\mu\text{V}$  and the input noise power density at  $100\text{ kHz}$  was  $48\text{ nV}/\sqrt{\text{Hz}}$ . The quiescent power consumption was  $70\text{ }\mu\text{W}$ .

#### V. IMPLEMENTATION OF AMPLIFIERS WITH GAIN $A$ BASED ON THE FVCVS TECHNIQUE

Simple extension of the FVCVS technique allows implementation of low-voltage amplifiers with a nominal gain  $A$ . For this, the current




Fig. 5. Implementation of an amplifier with gain  $A$  using the FVCVS technique. This circuit replaces the circuit in Fig. 2(b).  $I_b$  and  $I_b^Q$  are obtained using two copies of the circuit in Fig. 2(a), with inputs  $V_s$  and  $V_s^Q$ , respectively.

$I_b = V_s/R$  generated in the first stage is scaled by the factor  $A$  (using a current mirror) and the resulting current  $I_b' = A \cdot I_b$  is transformed into an output voltage  $V_o = I_b' \cdot R = A \cdot I_b \cdot R = A \cdot V_s$  in the second stage. Cancellation of common mode components is required as explained below.

Consider following notation: let  $V_s^Q$  denote the DC value of the input signal source  $V_s$ , which, for the sake of simplicity, is also assumed to be the DC value of the op-amp output terminal  $V_{out}$ . Let  $v_s$  denote the signal component of the input signal source  $V_s$ , so that  $V_s = V_s^Q + v_s$ .

In order to obtain an amplified output voltage, a floating VCVS with value  $V_f = A \cdot v_s + V_s^Q - V_{ref}$  must be inserted in the feedback path of the main op amp OA. Coming back to Fig. 2(a),  $I_b = (V_s - V_{ref})/R = (v_s/R) - I_b^Q$ , where  $I_b^Q = (V_s^Q - V_{ref})/R$  is the DC value of the current source  $I_b$ .

Simple calculations lead to  $V_f = [AI_b - (A - 1)I_b^Q] \cdot R$  and to  $V_o = A \cdot v_s + V_s^Q$ . Hence, the implementation of  $V_f$  uses a resistor  $R$  and two pairs of matched current sources with values  $A \cdot I_b$  and  $(A - 1) \cdot I_b^Q$ . In order to achieve subtraction, the currents  $A \cdot I_b$  and  $A \cdot I_b^Q$  must flow through  $R$  in opposite directions, as shown in Fig. 5. The current  $I_b$  is obtained using the circuit in Fig. 2. Another copy of that circuit is used to generate  $I_b^Q$  using an input voltage  $V_s = V_s^Q$ . The technique introduced here can be easily extended to implement fully differential amplifiers. This will be discussed in detail in a future publication.

**General Building Block of Low-Voltage Linear Systems:** Notice that the proposed approach allows also low-voltage implementation of the linear weighted addition which is the basic operation of linear systems. This can be done by weighting currents  $I_1 = V_1/R \dots I_n = V_n/R$  generated in transconductance stages by factors  $A_1 \dots A_n$  and then applying the summation of these currents to a transresistance stage to transform them into an output voltage  $V_o = R \cdot (A_1 \cdot I_1 + \dots + A_n \cdot I_n) = A_1 \cdot V_1 + \dots + A_n \cdot V_n$ . Common mode components can be cancelled using the same technique discussed above.

## VI. CONCLUSION

A novel technique to implement low-voltage CMOS amplifiers with rail-to-rail input swing, operating from a supply close to a transistor's threshold voltage, was introduced. Its practical implementation was discussed and functionality was demonstrated based on postlayout simulations. This technique offers potential for the implementation of low-voltage linear systems operating in continuous time.

## REFERENCES

- [1] F. You, S. H. K. Embabi, and E. Sánchez-Sinencio, "Low-voltage class AB buffers with quiescent current control," *IEEE J. Solid-State Circuits*, vol. 33, pp. 915–920, June 1998.

- [2] A. Baschiroto and R. Castelo, "A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-rail output swing," *IEEE J. Solid-State Circuits*, vol. 32, pp. 1979–1996, Dec. 1997.
- [3] A. Baschiroto, R. Castelo, and G. P. Montagna, "Active series switch for switched opamp circuits," *IEE Electron. Lett.*, vol. 34, no. 14, pp. 1365–1366, 1998.
- [4] V. Peluso, P. Vancorenland, M. Steyaert, and W. Sansen, "900 mV differential class AB OTA for switched opamp applications," *IEE Electron. Lett.*, vol. 33, no. 17, pp. 1455–1456, Aug. 14th, 1997.
- [5] J. Ramírez-Angulo, R. G. Carvajal, J. Tombs, and A. Torralba, "A simple technique for op-amp continuous-time 1 V operation," *IEE Electron. Lett.*, vol. 35, no. 4, pp. 263–264, Feb. 1999.
- [6] B. J. Blalock, P. E. Allen, and G. A. Rincón-Mora, "Designing 1-V op amps using standard digital CMOS technology," *IEEE Trans. Circuits Syst. II*, vol. 45, pp. 769–780, July 1998.

## Low-Distortion CMOS Complementary Class E RF Tuned Power Amplifiers

Steve Hung-Lung Tu and Chris Toumazou

**Abstract**—A low-distortion tuned power amplifier which is suitable for integrated circuit implementation is proposed. The amplifier is a complementary class-E tuned power amplifier because of both  $P$ -type and  $N$ -type transistors are employed to achieve a highly symmetrical topology, thereby reducing the significant distortion in the output signal of the conventional single-ended class-E power amplifier. In this paper, a complementary class-E power amplifier is presented together with HSPICE simulation results.

**Index Terms**—CMOS circuits, radio frequency, tuned power amplifiers, wireless transceivers.

## I. INTRODUCTION

The class-E tuned power amplifier has been an important building block in the wireless RF transceiver system for the past several years [1]. This is due to its high power efficiency [2], simplicity, and relatively high tolerance to circuit variations [3]. Recently, much research has focused on analysis as well as implementation issues of class-E amplifiers [4]–[6]. Fig. 1 shows the configuration of a conventional single-ended class-E power amplifier. Since the transistor acts as a switch rather than an amplifier, large-gate-width transistors are necessary in order to approach the ideal switch. However, the transistors also lead to large parasitic junction capacitances. For class-E power amplifiers, since the capacitance of the resonant circuits are different in switch-on and switch-off states, it leads to harmonic distortion of the output signal. Therefore, a higher performance RF passive filter is required after the power amplifier [7]. This requirement, however, may lead to a larger insertion power loss through the RF filter and reduces the power efficiency of the power amplifier by lowering the output power at the antenna for a given input power. In addition, for integrated implementations, this approach not only consumes a large chip area but it also presents difficulties in obtaining high-Q inductors. It has shown that monolithic inductors have often been limited to 10

Manuscript received March 26, 1999; revised November 2, 1999. This paper was recommended by Associate Editor J. Suykens.

The authors are with the Department of Electrical and Electronic Engineering, Imperial College of Science, Technology, and Medicine, London SW7 2BT, U.K.

Publisher Item Identifier S 1057-7122(00)03963-5.