Skip to content

Commit e1fc14f

Browse files
author
Hamlin Li
committed
8350940: RISC-V: remove unnecessary assert_different_registers in minmax_fp
Reviewed-by: fyang
1 parent 79880e5 commit e1fc14f

File tree

2 files changed

+4
-7
lines changed

2 files changed

+4
-7
lines changed

src/hotspot/cpu/riscv/c2_MacroAssembler_riscv.cpp

Lines changed: 0 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -2135,9 +2135,6 @@ void C2_MacroAssembler::enc_cmove(int cmpFlag, Register op1, Register op2, Regis
21352135
// Set dst to NaN if any NaN input.
21362136
void C2_MacroAssembler::minmax_fp(FloatRegister dst, FloatRegister src1, FloatRegister src2,
21372137
bool is_double, bool is_min) {
2138-
assert_different_registers(dst, src1);
2139-
assert_different_registers(dst, src2);
2140-
21412138
Label Done, Compare;
21422139

21432140
is_double ? fclass_d(t0, src1)

src/hotspot/cpu/riscv/riscv.ad

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -7287,7 +7287,7 @@ instruct nmaddD_reg_reg(fRegD dst, fRegD src1, fRegD src2, fRegD src3) %{
72877287
// Math.max(FF)F
72887288
instruct maxF_reg_reg(fRegF dst, fRegF src1, fRegF src2, rFlagsReg cr) %{
72897289
match(Set dst (MaxF src1 src2));
7290-
effect(TEMP_DEF dst, KILL cr);
7290+
effect(KILL cr);
72917291

72927292
format %{ "maxF $dst, $src1, $src2" %}
72937293

@@ -7303,7 +7303,7 @@ instruct maxF_reg_reg(fRegF dst, fRegF src1, fRegF src2, rFlagsReg cr) %{
73037303
// Math.min(FF)F
73047304
instruct minF_reg_reg(fRegF dst, fRegF src1, fRegF src2, rFlagsReg cr) %{
73057305
match(Set dst (MinF src1 src2));
7306-
effect(TEMP_DEF dst, KILL cr);
7306+
effect(KILL cr);
73077307

73087308
format %{ "minF $dst, $src1, $src2" %}
73097309

@@ -7319,7 +7319,7 @@ instruct minF_reg_reg(fRegF dst, fRegF src1, fRegF src2, rFlagsReg cr) %{
73197319
// Math.max(DD)D
73207320
instruct maxD_reg_reg(fRegD dst, fRegD src1, fRegD src2, rFlagsReg cr) %{
73217321
match(Set dst (MaxD src1 src2));
7322-
effect(TEMP_DEF dst, KILL cr);
7322+
effect(KILL cr);
73237323

73247324
format %{ "maxD $dst, $src1, $src2" %}
73257325

@@ -7335,7 +7335,7 @@ instruct maxD_reg_reg(fRegD dst, fRegD src1, fRegD src2, rFlagsReg cr) %{
73357335
// Math.min(DD)D
73367336
instruct minD_reg_reg(fRegD dst, fRegD src1, fRegD src2, rFlagsReg cr) %{
73377337
match(Set dst (MinD src1 src2));
7338-
effect(TEMP_DEF dst, KILL cr);
7338+
effect(KILL cr);
73397339

73407340
format %{ "minD $dst, $src1, $src2" %}
73417341

0 commit comments

Comments
 (0)