-
Notifications
You must be signed in to change notification settings - Fork 5.8k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
8293290: RISC-V: Explicitly pass a third temp register to MacroAssembler::store_heap_oop #10137
Conversation
…ler::store_heap_oop
👋 Welcome back fyang! A progress list of the required criteria for merging this PR into |
@RealFYang The following labels will be automatically applied to this pull request:
When this pull request is ready to be reviewed, an "RFR" email will be sent to the corresponding mailing lists. If you would like to change these labels, use the /label pull request command. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Looks fine.
@RealFYang This change now passes all automated pre-integration checks. ℹ️ This project also has non-automated pre-integration requirements. Please see the file CONTRIBUTING.md for details. After integration, the commit message for the final commit will be:
You can use pull request commands such as /summary, /contributor and /issue to adjust it as needed. At the time when this comment was updated there had been 5 new commits pushed to the
Please see this link for an up-to-date comparison between the source branch of this pull request and the ➡️ To integrate this PR with the above commit message to the |
@shipilev : Thanks for the review. Also passed Tier2 test. Integrate then. |
Going to push as commit 5bed9f7.
Your commit was automatically rebased without conflicts. |
@RealFYang Pushed as commit 5bed9f7. 💡 You may see a message that your pull request was closed with unmerged commits. This can be safely ignored. |
Currently G1 (and Shenandoah) implicitly uses x13 in oop_store_at on riscv.
This out of the blue register fixed for x86 in JDK-8283186.
This would be fixed in the same way on riscv by passing the temporary register explicitly so it is part of the GC API.
Testing: Passed Tier1 test on linux-riscv64 SiFive Unmatched board.
Progress
Issue
Reviewers
Reviewing
Using
git
Checkout this PR locally:
$ git fetch https://git.openjdk.org/jdk pull/10137/head:pull/10137
$ git checkout pull/10137
Update a local copy of the PR:
$ git checkout pull/10137
$ git pull https://git.openjdk.org/jdk pull/10137/head
Using Skara CLI tools
Checkout this PR locally:
$ git pr checkout 10137
View PR using the GUI difftool:
$ git pr show -t 10137
Using diff file
Download this PR as a diff file:
https://git.openjdk.org/jdk/pull/10137.diff