Skip to content

8303762: Optimize vector slice operation with constant index using VPALIGNR instruction #24104

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 11 commits into
base: master
Choose a base branch
from
Open

8303762: Optimize vector slice operation with constant index using VPALIGNR instruction #24104

Changes from 1 commit
Commits
Show all changes
11 commits
Select commit Hold shift + click to select a range
2a17c5d
8303762: Optimize vector slice operation with constant index using VP…
Mar 18, 2025
7385c75
Merge branch 'master' of https://github.com/openjdk/jdk into JDK-8303762
jbhateja Jul 23, 2025
edf51e7
new benchmark
jbhateja Jul 23, 2025
607a8fc
Optimizing AVX2 backend and some re-factoring
jbhateja Jul 25, 2025
b2e9343
Fixes for failing regressions
jbhateja Jul 25, 2025
04be59a
Updating predicate checks
jbhateja Jul 25, 2025
e7c7374
Merge branch 'master' of http://github.com/openjdk/jdk into JDK-8303762
jatin-bhateja Aug 9, 2025
405de56
Review comments resolutions
jatin-bhateja Aug 11, 2025
f36ae6d
Cleanups
jatin-bhateja Aug 12, 2025
70c2293
Review comments resolution
jatin-bhateja Aug 13, 2025
340f184
Update callGenerator.hpp copyright year
jatin-bhateja Aug 20, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions src/hotspot/cpu/x86/x86.ad
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -10775,7 +10775,7 @@ instruct vector_slice_const_origin_LT16B_reg(vec dst, vec src1, vec src2, immI o

instruct vector_slice_const_origin_GT16B_reg(vec dst, vec src1, vec src2, immI origin, vec xtmp)
%{
predicate(!VM_Version::supports_avx512vlbw());
predicate(Matcher::vector_length_in_bytes(n) > 16 && !VM_Version::supports_avx512vlbw());
match(Set dst (VectorSlice (Binary src1 src2) origin));
effect(TEMP xtmp);
format %{ "vector_slice_const_origin $dst, $origin, $src1, $src2 \t!using $xtmp as TEMP" %}
Expand All @@ -10788,7 +10788,7 @@ instruct vector_slice_const_origin_GT16B_reg(vec dst, vec src1, vec src2, immI o

instruct vector_slice_const_origin_GT16B_reg_evex(vec dst, vec src1, vec src2, immI origin, vec xtmp)
%{
predicate(VM_Version::supports_avx512vlbw());
predicate(Matcher::vector_length_in_bytes(n) > 16 && VM_Version::supports_avx512vlbw());
match(Set dst (VectorSlice (Binary src1 src2) origin));
effect(TEMP dst, TEMP xtmp);
format %{ "vector_slice_const_origin $dst, $origin, $src1, $src2 \t!using $xtmp as TEMP" %}
Expand Down