-
Notifications
You must be signed in to change notification settings - Fork 6.1k
8280867: Cpuid1Ecx feature parsing is incorrect for AMD CPUs #7287
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
👋 Welcome back shade! A progress list of the required criteria for merging this PR into |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Right. In Intel's manual:
CPUID.(EAX=8000_0001H):ECX[bit 5]=1 indicates LZCNT is supported.
CPUID.(EAX=8000_0001H):ECX[bit 8]=1 indicates PREFETCHW is supported.
From AMD's
ECX[bit 5]=1 ABM: advanced bit manipulation. LZCNT instruction support.
ECX[bit 6]=1 SSE4A: EXTRQ, INSERTQ, MOVNTSS, and MOVNTSD instruction support.
ECX[bit 7]=1 MisAlignSse: misaligned SSE mode.
ECX[bit 8]=1 3DNowPrefetch: PREFETCH and PREFETCHW instruction support.
@shipilev This change now passes all automated pre-integration checks. ℹ️ This project also has non-automated pre-integration requirements. Please see the file CONTRIBUTING.md for details. After integration, the commit message for the final commit will be:
You can use pull request commands such as /summary, /contributor and /issue to adjust it as needed. At the time when this comment was updated there had been 37 new commits pushed to the
As there are no conflicts, your changes will automatically be rebased on top of these commits when integrating. If you prefer to avoid this automatic rebasing, please check the documentation for the /integrate command for further details. ➡️ To integrate this PR with the above commit message to the |
Right, thanks for reviews! /integrate |
Going to push as commit a18beb4.
Your commit was automatically rebased without conflicts. |
See discussion in the bug. AFAICS, the fix is to "just" shift the flags by one to match both Intel and AMD specs. I believe this is not a serious bug, because adjacent bits in AMD case are set on modern chips, and Intel detection code only uses
lzcnt
andprefetchw
out of these flags, both with Intel-specific hacks that are dropped now.Additional testing:
-Xlog:os+cpu
on TR 3970X (Zen 2) -- no change in detected flags-Xlog:os+cpu
on i5-11500 (Rocket Lake) -- no change in detected flagsProgress
Issue
Reviewers
Reviewing
Using
git
Checkout this PR locally:
$ git fetch https://git.openjdk.java.net/jdk pull/7287/head:pull/7287
$ git checkout pull/7287
Update a local copy of the PR:
$ git checkout pull/7287
$ git pull https://git.openjdk.java.net/jdk pull/7287/head
Using Skara CLI tools
Checkout this PR locally:
$ git pr checkout 7287
View PR using the GUI difftool:
$ git pr show -t 7287
Using diff file
Download this PR as a diff file:
https://git.openjdk.java.net/jdk/pull/7287.diff