8284949: riscv: Add Zero support for the 32-bit RISC-V architecture #8284
@feilongjiang This change now passes all automated pre-integration checks.
After integration, the commit message for the final commit will be:
At the time when this comment was updated there had been 19 new commits pushed to the
As there are no conflicts, your changes will automatically be rebased on top of these commits when integrating. If you prefer to avoid this automatic rebasing, please check the documentation for the /integrate command for further details.
As you do not have Committer status in this project an existing Committer must agree to sponsor your change. Possible candidates are the reviewers of this PR (@erikj79, @tstuefe, @magicus) but any other Committer may sponsor as well.
Thanks for the review, Thomas. Currently, we only test jtreg tier1 tests under test/hotspot and test/jdk on QEMU. I assume it would be enough for adding riscv32 zero support? There are some tests adaptions to be done for riscv32 like  . I guess it might be better to fix them in another PR.
Lines 46 to 49 in 72726c4
Going to push as commit fa04d1f.
Your commit was automatically rebased without conflicts.