Skip to content
Permalink
Browse files
8260501: [Vector API] Improve register usage for shift operations on x86
Reviewed-by: vlivanov, kvn
  • Loading branch information
DamonFool committed Jan 31, 2021
1 parent a61ff87 commit 0da9cad5f55713bc81f3a0689b8836ff548ad0cf
Showing with 0 additions and 2 deletions.
  1. +0 −2 src/hotspot/cpu/x86/x86.ad
@@ -6011,7 +6011,6 @@ instruct vshiftI_imm(vec dst, vec src, immI8 shift) %{
match(Set dst (LShiftVI src (LShiftCntV shift)));
match(Set dst (RShiftVI src (RShiftCntV shift)));
match(Set dst (URShiftVI src (RShiftCntV shift)));
effect(TEMP dst, USE src);
format %{ "vshiftd_imm $dst,$src,$shift\t! shift packedI" %}
ins_encode %{
int opcode = this->ideal_Opcode();
@@ -6058,7 +6057,6 @@ instruct vshiftL(vec dst, vec src, vec shift) %{
instruct vshiftL_imm(vec dst, vec src, immI8 shift) %{
match(Set dst (LShiftVL src (LShiftCntV shift)));
match(Set dst (URShiftVL src (RShiftCntV shift)));
effect(TEMP dst, USE src, USE shift);
format %{ "vshiftq_imm $dst,$src,$shift\t! shift packedL" %}
ins_encode %{
int opcode = this->ideal_Opcode();

0 comments on commit 0da9cad

Please sign in to comment.