






J1 castellated edge: 1.0 mm half-holes on a 0.1 in grid, three per edge.
Viewed from the top with the antenna at the bottom, pads count
counter-clockwise from the top-left. All I/O is 3.3 V.
1 GND (left edge)
2 UART_TX: PA3, module out (left edge)
3 UART_RX: PA2, module in (left edge)
4 NRST: PA8, module in (right edge)
5 VCC in, 3.3 to 6.0 V (right edge)
6 GND (right edge)
7 SWDIO: PA0, also USB D- (top edge)
8 SWCLK: PA1, also USB D+ (top edge)
9 WAKE: PA4, module out (top edge)

Single 3.3 V supply mode: V5 and VIO33 are tied to VDD33 (datasheet Table 1-1).
Pins 6, 7 and 8 are joined at the pads; C3 100 nF sits at pin 6 and C2 2.2 uF is the bulk/LDO output cap.
Y1 has no external load capacitors: the CH572 provides programmable internal load capacitance.
ANT (pin 5) drives the PCB antenna directly, as on OpenDongle.
NRST is PA8, the default RST pin (CFG_RST_PIN_EN = 0); set CFG_RESET_EN to enable it.









R1 holds PA1 low when J1 pad 8 is left open. PA1 is the ROM boot strap
(PA1 high + PA0 low at power-on enters USB/UART ISP), USB D+ and SWCLK.

CERN-OHL-W CERN Open Hardware Licence Version 2 – Weakly Reciprocal
github.com/openkeyboard-org/OpenController

Copyright 2026 Eric Molitor (EMulator)

Sheet: /
File: OpenController-CH572.kicad_sch

Title: OpenController CH572

Size: A4	Date: 2026-10-25	**Rev: 0.1**
KiCad E.D.A. 10.0.6		Id: 1/1