8MNANOD4-CPU

Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	DDR4
Page 6	CPU IO
Page 7	CPU PHY
Page 8	CPU MISC
Page 9	eMMC//QSPI
Page 10	WIFI/BT Module
Page 11	BOOT CFG
Page 12	PMIC
Page 13	SOM Interface

- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- 2. Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:
 B Denotes Active-Low Signal
 or [] Denotes Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.

NXP CONFIDENTIAL AND PROPRIETARY


(i.MX8M Nano Reference Board)

Revision History

Rev. Code	Date	Ву	Description
А	2018-03-18	Mac	Initial version release
A1	2018-05-30	Mac	Change the PMIC to ROHM BD71850MWV which default turn off BUCK5/LDO4/LDO5 by OTP
A2	2019-10-22	Mac	Add the recommendations for JTAG_TMS and WDOG_B design.

NP			Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598					
This document contains in								
rocurement or manufactu	re in whole	or in part without the	express	written permiss	sion of NXP Sen	nicond	uctors.	
		ICAP Classific	ation:	CP:	IUO:	X_	PUBI:	
Designer:	Drawing	Title:						
Mac Zhang		Y-8MI	NAN	OD4-CI	211			
			47-114	007 0.				
Drawn by:	Page Ti	de:						
Mac Zhang		Title an	d Rev	History				
Approved:	Size	Document Number						Rev
<approver></approver>	С		SCI	1-45699 PDF:	SPF-45699			A2
• •								
	Date:	Friday November	01 2019		Sheet 1	of	13	

8MNANOD4-EVK Block Diagram




X-8MNANOD4-CPU Block Diagram


SCH-45699 PDF: SPF-45699

Rev A2


8MNANOD4-EVK PWR TREE



i.MX8M Nano PWR



Power Pin Differences							
Pin#	Pin Name(8M mini)	Pin Name(8M Nano)					
G14	VDD_PCI_1P8	NC_G14					
J16	VDD_PCI_0P8	NC_J16					
K12, K13, L11, L13, M13, M14, N11	VDD_VPU	NC (7 pins)					
W18	NVCC_SAI1	NC_W18					
J14	VDD_MIPI_0P9	VDD_MIPI_0P8					



◆ NVCC 1V8




Microcontroller Product Group

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semicr

		ICAP Classification:	CP:	IUO:	х	PUBI:	
Designer: Mac Zhang	Drawing	Title: X-8MNAN	IOD4-CI	PU			
Drawn by: Mac Zhang	Page Tit	CPU PWR	-				
Approved: <approver></approver>	Size C	Document Number SC	H-45699 PDF:	SPF-45699		Ri	ev 12

DDR4 2GB




Di	ata Bus		Comma	ind/Addr	ess	
Pin Name	LPDDR4	DDR4	Pin Name	LPDDR4	DDR4	
DRAM_DQS0_P DRAM_DQS0_N DRAM_DM0	DQS0_t_A DQS0_c_A DMI0_A	DONE A DOSL, EA DOSL, CA DOSL, CA	DRAM_RESET_N DRAM_ALERT_N DRAM_ACOO	RESET_N MTEST1 CKEO_A	RESET_n ALERT_n / MTEST1 CKEO	
DRAM_DQ00 DRAM_DQ01	DQ1_A DQ1_A	DQL0 A DQL1_A	DRAM_AC01 DRAM_AC02	CKET A CSO_A	CKE1 CSO_n	
DRAM_DQ02 DRAM_DQ03 DRAM_DQ04	DO2_A DO3_A DO4_A	DOLZ A DOLS A	DRAM ACO3 DRAM ACO4 DRAM ACO5	CST_A CK_t_A CK_c_A	CO BGO BGO BG1	
DRAM_DO05 DRAM_DO06	DO5_A DO6_A	DOLS A DOLS A	DRAM ACOS DRAM ACOS	1,	ACT_n A9	
DRAM DÓ07 DRAM DÓS1 P	DOS A DOS A DOS A DOS 1 t A	DÓLT A DÓSU t A	DRAM ACO8 DRAM ACO9	CAO_A CA1_A	A12 A11	
DRAM DÓS1 N DRAM DM1 DRAM DQ08	DQS1_c_A	DOSU_c_A DMU_n_A / DBIU_n_A	DRAM AC10 DRAM AC11 DRAM AC12	CA2_A CA3_A CA4_A	A7 A8 A6	
DRAM_DQ08 DRAM_DQ09 DRAM_DQ10	DO09_A	DOUTA DOUTA	DRAM AC13 DRAM AC14	CA5_A	A5 A4	
DRAM DÖ11 DRAM DÖ12	DMI1 A DQ08 A DQ09 A DQ10 A DQ11 A DQ12 A DQ13 A DQ14 A DQ15 A DQ50 t B	DOU3 A DOU4 A	DRAM AC15 DRAM AC16	1	A3 CK t A	
DRAM DÒ13 DRAM DÒ14 DRAM DÒ15	DO13_A DO14_A	DOUS A DOUG A	DRAM AC17 DRAM AC19 DRAM AC20	MTEST CKEO B	CK c A MTEST CK t B	
DRAM_DQS2_P DRAM_DQS2_N	DOSO E B	DOSL t B	DRAM AC21 DRAM AC22	CKET B CS1 B	CK cB	
DRAM DM2 DRAM DQ16	DOSO_c_B DMIO_B DQO_B	DML n B / DBIL n B DQL0_B	DRAM AC23 DRAM AC24	CSO_B CK_t_B	A2	
DRAM DÓ17 DRAM DÓ18 DRAM DÓ19	DQ0_B DQ1_B DQ2_B DQ3_B DQ4_B	DQL1_B DQL2_B	DRAM AC25 DRAM AC26 DRAM AC27	CK_c_B	A1 BA1 PARITY	
DRAM_DQ19 DRAM_DQ20 DRAM_DQ21	DQ4_B DQ5_B	DQL4_B DQL4_B DQL5_R	DRAM_AC28 DRAM_AC29	CAO_B CA1_B	A13 BAO	
DRAM DÖ22 DRAM DÖ23	DO5 B DO6 B DO7 B	DOLG B DOLT_B	DRAM AC30 DRAM AC31	CA1_B CA2_B CA3_B	A10 / AP A0	
DRAM DÒS3 P DRAM DÒS3 N DRAM DM3	DOST t B DOST c B DMIT B DQ08_B	DÔSÚ t B DÔSÚ c B DMU n B / DBIU_n_B DQUD_B	DRAM AC32 DRAM AC33 DRAM AC34	CA4_B CA5_B	C2 CAS_n / A15 WE n / A14	
DRAM_DQ24 DRAM_DQ25	DQ08_B DQ09_B	DQUO_B DQUI_B	DRAM AC35 DRAM AC36	1	RAŠ n / A16 ODTO	
DRAM DÖ26 DRAM DÖ27	DQ09_B DQ10_B DQ11_B	DOUZ B DOUZ B	DRAM AC37 DRAM AC38	1,	ODT1 CS1_n	
DRAM DÒ28 DRAM DÒ29 DRAM DÒ30	DO12 B DO13 B DO14 B	DÒU4 B DÒU5 B DÒU6 B	DRAM_ZN DRAM_VREF	ZQ VREF	ZQ VREF	
DRAM_DQ31	DQ15_B	DQU7_B				

D-4- D...


		Microcontroller Product Group
		6501 William Cannon Drive West Austin, TX 78735-8598
		proprietary to NXP and shall not be used for engineering design, e or in part without the express written permission of NXP Semiconductors.
our contains or midnig	ILUCIO III WIION	
		ICAD CI
Designer:	Drawin	ICAP Classification: CP: IUO: X PUBI:
	Drawin	
Designer: Mac Zhang Drawn by: Mac Zhang	Drawin	g Title: X-8MNANOD4-CPU

Date: Friday, November 01, 2019

i.MX8M Nano IO Interface




i.MX8M Nano PHYs





Note:

Add the lable of USB2 for i.MX8M Mini reference For i.MX8M Nano, USB2 is removed For i.MX8M Mini, USB2 is available



Add the lable of PCIE for i.MX8M Mini reference For i.MX8M Nano, PCIE is removed For i.MX8M Mini, PCIE is available







Microcontroller Product Group


6501 William Cannon Drive West Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

<u> </u>		ICAP Classification:	CP:	IUO:	x	PUBI:		
Designer:	Drawing	j Title:						
Mac Zhang		X-8MNANOD4-CPU						
Drawn by:	Page T	itle:						
Mac Zhang		CPU PHY						
Approved:	Size	Document Number					Rev	
<approver></approver>	В	SCH	-45699 PDF: SP	F-45699			A2	
	Date:	Friday, November 01, 2019	She	et 7	of	13		
2			1					







Boot Mode

i.MX8M Mini ROM Fuse

	Address	7	6	5	4	3	2	1	0
	0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]
	0x470[15:8] 0x470[15:8]			001 - SD/eSD 010 - MMC/eMMC		Port Select: 00 - uSDHC1		Power Cycle Enable '0' - No power cycle '1' - Enabled via	SD Loopback Clock Source Sel (for SDR50 and SDR104 only) '0' - through SD pad '1' - direct
	0x470[15:8]	Infinit-Loop (Debug USE only)		011 - NAND		Pages 00 - 12 01 - 64 10 - 32 11 - 25		Nand_Rov 00 - 3 01 - 2 10 - 4 11 - 5	v_address_bytes:
	0x470[15:8]	0 - Disable 1 - Enable		100 - QSPI		Flash Auto Probe	000-D 001-D 010-H 011-H	TYPE evice supports 3B read by evice supports 4B read by yperFlash 1V8 yperFlash 3V3 IXIC Octal DDR	
	0x470[15:8]		110 - SPI NOR			Port Select: 000 - eCSP11 001 - eCSP12 010 - eCSP13			SPI Addressing: 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)
	0x470[15:8]		Others - Res	erved for future use					
		BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
SD/eSD	0x470[7:0]	Fast Boot: 0 - Regular	Reserved	Speed OOD - Normal/SDR12 OOD - Normal/SDR12 OOD - Normal/SDR12 OOD - Normal/SDR12 OOD - Normal/SDR25 OOD - NORMAL OOD - SDR50 OOD - SDR104 OOD - SDR104		0	Reserved		
MMC/eMMC	0x470[7:0]	1 - Fast Boot		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC - 110 - 8-bit DDR (MMC - Else - reserved.	4.4) 4.4)	Speed 00 - Norm: 01 - High 10 - Resen 11 - Resen	ved for HS200	USDHC IO VOLTAGE SELECTION For Normal Boot Mode 0 - 3.3V 1 - 1.8V	USDHC IO VOLTAGE SELECTION For Manufacture Mode 0 - 3.3V 1 - 1.8V
NAND	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8			Toggle Mode 33MHz Prei '000' - 16 GPMICLK cycles '001' - 1 GPMICLK cycles. '001' - 3 GPMICLK cycles. '011' - 3 GPMICLK cycles. '101' - 4 GPMICLK cycles. '101' - 5 GPMICLK cycles. '101' - 6 GPMICLK cycles. '111' - 7 GPMICLK cycles. '1111' - 15 GPMICLK cycles.		cy:	Reserved
FlexSPI	0x470[7:0]	HOLD 00 - 50 01 - 11 10 - 3r 11 - 10	Ous FLASH Auto Probe Type ms				FlexSPI FLASH	Dummy Cycle	
SPINOR	0x470[7:0]	CS select SPI only: 00 - CS#0 default 01 - CS#1	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

i.MX8M Nano Boot Mode


BOOT_PIN[3]	BOOT_PIN[2]	BOOT_PIN[1]	BOOT_PIN[0]	Boot Modes
BOOT_MODE3 (TEST_MODE)	BOOT_MODE2 (JTAG_TRST_B)	BOOT_MODE1	BOOT_MODE0	Function
0	0	0	0	Boot From Internal Fuses
0	0	0	1	USB Serial Download
0	0	1	0	USDHC3 (eMMC boot only, SD3 8-bit)
0	0	1	1	USDHC2 (SD boot only, SD2)
0	1	0	0	NAND 8-bit single device 256 page
0	1	0	1	NAND 8-bit single device 512 page
0	1	1	0	QSPI 3B Read
0	1	1	1	QSPI Hyperflash 3.3V
1	0	0	0	ecSPI Boot
1	0	0	1	Reserved
1	0	1	0	Reserved
1	0	1	1	Reserved
1	1	0	0	Reserved (Boot on I2C connected to BOOT PIN[3:2]
1	1	0	1	Reserved
1	1	1	0	Infinite Loop Mode
1	1	1	1	Test Mode

i.MX8M Mini Boot Mode

во	OT_MODE1	BOOT_MODE0					
во	BOOT TYPE:						
00	Boot From F	uses					
01	Serial Down	loader					
10	Internal Boot (Development)						
44	Passayad						

i.MX8M Mini BT CFG Pins:


	21_0. 0		
SAI1_RXD0	BOOT_CFG0	SAI1_RXD8	BOOT_CFG8
SAI1_RXD1	BOOT_CFG1	SAI1_RXD9	BOOT_CFG9
SAI1_RXD2	BOOT_CFG2	SAI1_RXD10	BOOT_CFG10
SAI1_RXD3	BOOT_CFG3	SAI1_RXD11	BOOT_CFG11
SAI1_RXD4	BOOT_CFG4	SAI1_RXD12	BOOT_CFG12
SAI1_RXD5	BOOT_CFG5	SAI1_RXD13	BOOT_CFG13
SAI1_RXD6	BOOT_CFG6	SAI1_RXD14	BOOT_CFG14
SAI1 RYD7	ROOT CEG7	SAI1 RYD15	ROOT CEG15





- 1. BOOT_MODE0-3 singals are used for boot selections with i.MX8M Nano

- 4. When using Base Board for Multi boot selection, you must keep the resistors DNP on SOM board!

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
			ors. PUBI:
Mac Zhang		X-8MNANOD4-CPU	
Drawn by: Mac Zhang	Page Ti	te: BOOT_CFG	
	Page Ti Size C		R







2. WDOG_B is used as Cold Reset, external pull up is needed. On EVK, R106 is not necessary, since WDOG_B/GPIO1_IO02 of CPU has internal pull up.

i.MX8	i.MX8M Nano DDR4 EVK Power Sequence							
SEQ	PWR/Signal	REG	MIN	TYP	MAX	Max Current(mA)		
1 2 3 4	NVCC_SNVS_1V8 VDD_SNVS_0V8 RTC_RESET_B CLK_32K_OUT	LDO1 LDO2 RTC_RESET_B RTC_CLK	1.65 0.81 	1.8 0.8 	1.95 0.89/0.945 	10 10 		
5 6 7 8 9 10 10 11	VDD_SOC&DRAM&PU_0V9 VDD_ARM_0V9 VDDA_1V8 VDD_1V8/NVCC_1V8 VPP_2V5 NVCC_DRAM_1V2 VDD_3V3/NVCC_3V3 NVCC_SD2 VDD_PHY_1V2 POR_B	BUCK1 BUCK2 LDO3 BUCK7 RT9193-25GB BUCK8 BUCK6 MUXSW LDO6 POR_B	0.72/0.81 0.72/0.81/0.9 1.71 1.65 2.357 1.14 3 3.0/1.65 1.14	0.8/0.9 0.8/0.9/1.0 1.8 1.8 2.5 1.2 3.3 3.3/1.8	0.88/0.945 0.88/0.945/1.025 1.89 1.95 2.75 1.26 3.6 1.155 1.26	3000 3000 300 1500 300 3000 3000 150 300		

		Micn	ocontroller i	Product Gro	up		
			6501 William Cannon Drive West Austin, TX 78735-8598				
		or in part without the e	xpress written pen			luctors.	
Designer: Mac Zhano	Drawing					PUBI:	
•		V-OMI	IANOD4-	CPU			
Drawn by:	Page Ti						
Mac Zhang		PMIC					
	Size C	PMIC Document Number	SCH-45699 PI	DF: SPF-45699			Rev A2

