



(i.MX8M Nano Reference Board)


Revision History

Rev. Code	Date	By	Description
A	2018-03-18	Mac	Initial version release
A1	2018-05-30	Mac	Change the PMIC to ROHM BD71850MWV which default turn off BUCK5/LDO4/LDO5 by OTP
A2	2019-10-22	Mac	Add the recommendations for JTAG_TMS and WDOG_B design.

- NXP CONFIDENTIAL AND PROPRIETARY**


		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-6598			
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: Mac Zhang		ICAP Classification: CP: IUC: X PUB:			
Drawing Title: X-8MNAOD4-CPU					
Drawn by: Mac Zhang		Page Title: Title and Rev History			
Approved: 		Document Number SCH-45699 PDF: SPF-45699		Rev A2	
Date: Friday, November 01, 2019		Sheet 1 of 13			

8MNANOD4-EVK Block Diagram




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: Mac Zhang		Drawing Title: X-8MNANOD4-CPU	
Drawn by: Mac Zhang		Page Title: Block Diagram	
Approved: <Approver>	Size C	Document Number SCH-45699 PDF: SPF-45699	Rev A2
Date: Friday, November 01, 2019		Sheet 2 of 13	

8MNANOD4-EVK PWR TREE



i.MX8M Nano PWR





Note:
Some functional modules were removed from the 8M Mini design to create the 8M Nano.
The table below illustrates the power pins changes between the 8M Mini and 8M Nano.

Power Pin Differences		
Pin#	Pin Name(8M mini)	Pin Name(8M Nano)
G14	VDD_PCI_1P8	NC_G14
J16	VDD_PCI_0P8	NC_J16
K12, K13, L11, L13, M13, M14, N11	VDD_VPU	NC (7 pins)
W18	NVCC_SAI1	NC_W18
J14	VDD_MIPI_0P9	VDD_MIPI_0P8


NXP		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: Mac Zhang		Drawing Title: X-8MNaNOD4-CPU	
Drawn by: Mac Zhang		Page Title: CPU PWR	
Approved: <Approver>	Size C	Document Number SCH-45699 PDF: SPF-45699	Rev A2
Date: Friday, November 01, 2019	Sheet 4	of 13	

DDR4 2GB






		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-6598	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: Mac Zhang		Drawing Title: X-8MNAOD4-CPU	
Drawn by: Mac Zhang		Page Title: CPU IO	
Approved: <Signature>		Size C	Document Number SPH-45699 PDF: SPF-45699
Date: Friday, November 01, 2019		Sheet 8	of 15


i.MX8M Nano PHYs



Note:

Add the table of USB2 for i.MX8M Mini reference
For i.MX8M Nano, USB2 is removed
For i.MX8M Mini, USB2 is available




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: Mac Zhang		ICAP Classification: CP: IVO: X PUB:	
Drawing Title: X-8MNANOD4-CPU			
Drawn by: Mac Zhang		Page Title: CPU PHY	
Approved: <Approver>		Size B	Document Number SCH-45699 PDF: SPF-45699
Date: Friday, November 01, 2019		Sheet 7	of 13
		Rev A2	

i.MX8M Nano MISC

Caution:

For i.MX8M Nano:
JTAG_TMS pin must be connected with a 50ohm serial resistor near the component if used or fanout.
Otherwise, floating if not fanout.

JTAG Debug



Signal Naming:

Pin#	Net Name	i.MX8M Nano	i.MX8M Mini
C27	JTAG_nTRST	BOOT_MODE2	JTAG_nTRST
D26	TEST_MODE	BOOT_MODE3	TEST_MODE

Note:

BOOT_MODE2(JTAG_nTRST) must be pull UP on BB for i.MX8M Mini;
BOOT_MODE3(TEST_MODE) must be pull down on BB for i.MX8M Mini;
R135 is used for i.MX8M Mini



Microcontroller Product Group

6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

Designer:
Mac Zhang

Drawing Title:

X-8MNANOD4-CPU

Drawn by:
Mac Zhang

Page Title:

CPU MISC

Approved:
<Approver>

Size
A4

Document Number

SCH-45699 PDF: SPF-45699


Rev
A2

Date: Friday, November 01, 2019


Sheet 8 of 13

Storage


eMMC




SDINBDG4-16G-I1





QSPI Flash




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IJO: X PUB:			
Designer: Mac Zhang		X-8MNANOD4-CPU	
Drawn by: Mac Zhang		eMMC/QSPI	
Approved: <Approver>		Size B Document Number SCH-45699 PDF: SPF-45699	
Rev A2			
Date: Friday, November 01, 2019		Sheet 9 of 13	

2.4G/5G WIFI/BT Module

Power Sequence



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IJO: A PUB:			
Designer: Mac Zhang	Drawing Title: X-8MNANOD4-CPU		
Drawn by: Mac Zhang	Page Title: WIFI/BT Module		
Approved: <Approver>	Size B	Document Number SCH-45699 PDF: SPF-45699	Rev A2
Date: Friday, November 01, 2019		Sheet 10 of 13	

Boot Mode

i.MX8M Mini ROM Fuse

Address		7	6	5	4	3	2	1	0
	0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]
	0x470[15:8]	Infiniit-Loop (Debug USE only) 0 - Disable 1 - Enable	001 - SD/eSD		010 - MMC/eMMC	Port Select: 00 - uSDHC1 01 - uSDHC2 10 - uSDHC3		Power Cycle Enable '0' - No power cycle '1' - Enabled via	SD Loopback Clock Source Sel (for SDR50 and SDR104 only) '0' - through SD pad '1' - direct
	0x470[15:8]								
	0x470[15:8]		011 - NAND		Pages In Block: 00 - 128 01 - 64 10 - 32 11 - 256		Nand_Row_address_bytes: 00 - 3 01 - 2 10 - 4 11 - 5		
	0x470[15:8]		100 - QSPI		Flash Auto Probe		FLASH_TYPE 000-Device supports 3B read by default 001-Device supports 4B read by default 010-HyperFlash 1V8 011-HyperFlash 3V3 100-MXC Octal DDR		
	0x470[15:8]		110 - SPI NOR				Port Select: 000 - eCSPI1 001 - eCSPI2 010 - eCSPI3		
	0x470[15:8]	Others - Reserved for future use							
		BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
SD/eSD	0x470[7:0]	Fast Boot: 0 - Regular 1 - Fast Boot	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 101 - Reserved for DDR50 Others - Reserved		Reserved	
MMC/eMMC	0x470[7:0]		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.		Speed 00 - Normal 01 - High 10 - Reserved for HS200 11 - Reserved		USDHC IO VOLTAGE SELECTION For Normal Boot Mode 0 - 3.3V 1 - 1.8V	USDHC IO VOLTAGE SELECTION For Manufacture Mode 0 - 3.3V 1 - 1.8V	
NAND	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8		Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 16 GPMICLK cycles. '001' - 1 GPMICLK cycles. '010' - 2 GPMICLK cycles. '011' - 3 GPMICLK cycles. '100' - 4 GPMICLK cycles. '101' - 5 GPMICLK cycles. '110' - 6 GPMICLK cycles. '111' - 7 GPMICLK cycles. '1111' - 15 GPMICLK cycles.				Reserved
FlexSPI	0x470[7:0]	HOLD TIME: 00 - 500us 01 - 1ms 10 - 3ms 11 - 10ms		FLASH Auto Probe Type		FlexSPI FLASH Dummy Cycle			
SPINOR	0x470[7:0]	CS select SPI only: 00 - CS#0 default 01 - CS#1 10 - CS#2 11 - CS#3	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

i.MX8M Nano Boot Mode


BOOT_PIN[3]	BOOT_PIN[2]	BOOT_PIN[1]	BOOT_PIN[0]	Boot Modes
BOOT_MODE3 (TEST_MODE)	BOOT_MODE2 (JTAG_TRST_B)	BOOT_MODE1	BOOT_MODE0	Function
0	0	0	0	Boot From Internal Fuses
0	0	0	1	USB Serial Download
0	0	1	0	USDHC3 (eMMC boot only, SD3 8-bit)
0	0	1	1	USDHC2 (SD boot only, SD2)
0	1	0	0	NAND 8-bit single device 256 page
0	1	0	1	NAND 8-bit single device 512 page
0	1	1	0	QSPI 3B Read
0	1	1	1	QSPI Hyperflash 3.3V
1	0	0	0	ecSPI Boot
1	0	0	1	Reserved
1	0	1	0	Reserved
1	0	1	1	Reserved
1	1	0	0	Reserved (Boot on I2C connected to BOOT PIN[3:2])
1	1	0	1	Reserved
1	1	1	0	Infinite Loop Mode
1	1	1	1	Test Mode

i.MX8M Mini Boot Mode

BOOT_MODE1	BOOT_MODE0
BOOT TYPE:	
00 Boot From Fuses	
01 Serial Downloader	
10 Internal Boot (Development)	
11 Reserved	

i.MX8M Mini BT_CFG Pins:



SAI1_RXD0	BOOT_CFG0	SAI1_RXD8	BOOT_CFG8
SAI1_RXD1	BOOT_CFG1	SAI1_RXD9	BOOT_CFG9
SAI1_RXD2	BOOT_CFG2	SAI1_RXD10	BOOT_CFG10
SAI1_RXD3	BOOT_CFG3	SAI1_RXD11	BOOT_CFG11
SAI1_RXD4	BOOT_CFG4	SAI1_RXD12	BOOT_CFG12
SAI1_RXD5	BOOT_CFG5	SAI1_RXD13	BOOT_CFG13
SAI1_RXD6	BOOT_CFG6	SAI1_RXD14	BOOT_CFG14
SAI1_RXD7	BOOT_CFG7	SAI1_RXD15	BOOT_CFG15




SYS PMIC

Note:


BD71850MWV: BUCK5/LDO4/LDO5 are default turned off by OTP



GND Testpoints



Backup PWR Supply



i.MX8M Nano DDR4 EVK Power Sequence

SEQ	PWR/Signal	REG	MIN	TYP	MAX	Max Current(mA)
1	NVCC_SNVS_1V8	LDO1	1.65	1.8	1.95	10
2	VDD_SNVS_OV8	LDO2	0.81	0.8	0.89/0.945	10
3	RTC_RESET_B	RTC_RESET_B	--	--	--	--
4	CLK_32K_OUT	RTC_CLK	--	--	--	--
5	VDD_SOC&DRAM&PU_OV9	BUCK1	0.72/0.81	0.8/0.9	0.88/0.945	3000
6	VDD_ARM_OV9	BUCK2	0.72/0.81/0.9	0.8/0.9/1.0	0.88/0.945/1.025	3000
7	VDDA_1V8	LDO3	1.71	1.8	1.89	300
8	VDD_1V8/NVCC_1V8	BUCK7	1.65	1.8	1.95	1500
9	VPP_2V5	RT9193-25GB	2.357	2.5	2.75	300
10	NVCC_DRAM_1V2	BUCK8	1.14	1.2	1.26	3000
11	VDD_3V3/NVCC_3V3	BUCK6	3	3.3	3.6	3000
12	NVCC_SD2	MUXSW	3.0/1.65	3.3/1.8	1.155	150
13	VDD_PHY_1V2	LDO6	1.14	1.2	1.26	300
14	POR_B	POR_B	--	--	--	--


Note:

- PWRON is used as RESET Button as default, need to configure PWRON long push as 10ms, Cold Reset, and short push detect should be disabled!
- WD0G_B is used as Cold Reset, external pull up is needed. On EVK, R106 is not necessary, since WD0G_B/GPIO1_1002 of CPU has internal pull up.


		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: Mac Zhang		Drawing Title: X-8MNaNOD4-CPU	
Drawn by: Mac Zhang		Page Title: PMIC	
Approved: <Approver>		Size C Document Number SCH-45698 PDF: SPF-45698 Rev A2	
Date: Friday, November 01, 2019		Sheet 12 of 13	

B2B Connector for CPU Board


Header




Receptacle




Receptacle



6,10 REF_CLK_32K >> REF_CLK_32K R116 DNP 0 M.2_32K_OUT
When using M.2 WIFI Module, remove R115, populate R116!



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IVO: A PUB:			
Designer: Mac Zhang		Drawing Title: X-8MNANOD4-CPU	
Drawn by: Mac Zhang		Page Title: SOM Interface	
Approved: <Approver>		Size B	Document Number SCH-45699 PDF: SPF-45699
Date: Friday, November 01, 2019		Sheet 13	Rev A2
Date: Friday, November 01, 2019		Sheet 13	of 13