

(i.MX8M Mini Customer Base Board)

Schematics DevBoard

Table of Content

Page 1	Cover
Page 2	Block Diagram (8M Mini)
Page 3	Block Diagram (8M Nano)
Page 4	PWR TREE (8M Mini)
Page 5	PWR TREE (8M Nano)
Page 6	SYS PWR
Page 7	CPU IO INTERFACE
Page 8	USB TYPE-C DRP
Page 9	Audio DAC
Page 10	ETHERNET 1Gbps
Page 11	PCIe
Page 12	MicroSD/IR/LED/BTN
Page 13	MIPI:DSI/CSI
Page 14	DEBUG
Page 15	Expansion CN
Page 16	BOOT CFG
Page 17	Mechanical and Testpoints

- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- 2. Device type number is for reference only. The number varies with the manufacturer.
- 3. Special signal usage:
 _B Denotes Active-Low Signal<> or [] Denotes Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.

Revision History


Rev. Code	Date	Ву	Description
А	2018-03-16	Javen	1 initial version
В	2018-05-09	Javen	1 Add D308, D309, D310, U312, C337, R355, C338, D312, D313 to enable always 'ON' LDO 2 Add U311, R356, R357, R358, R359, R343, D311, C341 to get accurate VBUS2 threshold 3 Change U303, U306 part number to PTN5110NHQ to reduce the EN_SNK output debounce time 4 Remove backup resistor R347, R348 and add C342-C344 for VBUS detect circuit 5 Change U702 to NXP part:NX3P191, add TP701, TP704 6 Install R502 to make the ENET IO voltage default to 1.8V 7 Add R349, R350, R353, R354 for Type-C circuit debug 8 Change C113 to 0.22uF, Add C161 to increase the time delay of PTN5110 VBUS/VDD 9 Remove R712, D701, Q704, R716, R715 for PWM_LED. 10 Add R216, R217, R218, R219 for SD2_nCD alternative design 11 Add Q1001-Q1003, R1029-R1033, C1004 to control the audio board power sequence. 12 Update bootcfg pull up resistors 12 R1101/R1103/R1105/R1107/R1104/R1113/R1113/R1115/R1117/ R1119/R1121/R1123/R1125/R1127/R1113/R1113/R1135 to 4.7K OHM 13 Add R1034 for power backup
С	2018-09-10	Javen	1 Update the Block Diagram and Power Tree; 2 Change C301,C321 from 10uF to 4.7uF; 3 DNP R315, R316; 4 Add R632,DNP R626, D603 for PCle L1SS support 5 Add R1137-R1140, Change SW1101, SW1102 for BOOT_MODE2/3 6 Update J201 PIN56 from GND to TEST_MODE net 7 Change R101 from 1.5M OHM to 1.4M OHM to support VBUS < 5V case 8 DNP R614,R615, Install R610,R611,R616,R617
C1	2018-11-29	Javen	1 Update L401,L501,L503,L601,L602,L901 to BLM18PG121SN1 2 Change U702 to ADP191ACBZ-R7, U701 to IRM-V538M3/TR1 due to EOL
C2	2019-2-11	Javen	1 Update the Min/Typ/Max operating range for I.MX8IM Mini power supplies; 2 Add note for all IOs that internal pull up/down is not supported in 3.3V mode;
СЗ	2019-6-18	Javen	1 Change R105 from 41.2K to 43K, increasing DCDC_5V to 5.2V to keep USB VBUS output higher than 4.75V in PD SPT.1 Load Test; 2 Add R301(47K) and DNP C303 for better discharge of USB1_OTG_VBUS, otherwise PD SPT.1 Load Test might fail.
C4	2020-3-16	Mac	1 Add Block Diagram and Power Tree for i.MX8M Nano. 2 Remove the IOMUX table 3 Update i.MX8M Mini ROM Fuse Table > Change SD/eSD BOOT CFG[3:1]:101 from "Reserved for DDR50" to "Reserved"; > Change MMC/eMMC BOOT CFG[3:2]:10 from "Reserved for HS200" to "Reserved"; > Change MMC/eMMC BOOT CFG[3:2]:10 from "Reserved for HS200" to "Reserved"; > Change MMC/eMMC BOOT CFG[0] from "USDHC IO VOLTAGE SELECTION For Manufacture Mode" to "Reserved";
C5	2020-8-11	Vector	Add the picture for KEY-E slot and display the part number of M.2 connector. Update block diagram and power tree

N	P	Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-3598	
		roprietary to NXP and shall not be used for engineering design, or in part without the express written permission of NXP Semiconductors. ICAP Classification: CP: IUO: X PUBI:	
Designer:	Drawing		
Jesigner: <jw></jw>	Drawing	8MMINI-BB	
Drawn by: <jw></jw>	Page Ti	e: Title and Rev History	
Approved: <approver></approver>	Size C	Document Number SCH-31407 PDF: SPF-31407	Rev C5
	Date:	Eriday March 04 2022 Shoot 1 of 17	•

8MMINI-EVK ### Block Diagram

8MMINILPD4-EVKB 31409 **8MMINILPD4-CPU** 47712 8MMINI-BB 31407

8MMINID4-EVK 8MMINID4-CPU 8MMINI-BB 35105 35104 31407



8MNANO-EVK

Block Diagram

8MNANOLPD4-EVK


8MNANOLPD4-CPU 8MMINI-BB 8MNANOD4-EVK
8MNANOD4-CPU
8MMINI-BB

4-EVK 45698 4-CPU 45699 B 31407

> 8MMINI-BB Block Diagram

> > SCH-31407 PDF: SPF-31407


Rev C5




38821

38823 31407


8MMINILPD4-EVKB PWR TREE





8MNANOLPD4-EVK PWR TREE



		Micro	ocontrolle	Product G	roup		
- 17		Austin,	/illam Cannon I TX 78735-859	3			
procurement or man	ins information propr efacture in whole or i	n part without the ICAP Classifica	express written	permission of N	XP Semic	onductor	
<jw></jw>	Diaming inte	8MMIN	II-BB				
	Page Title:						
<jw> Drawn by:</jw>	Page Title:	8MMIN	ree	PDF: SPF-3140	7		Re







Caution:


IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.

All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.

See Errata e50080 for detailed information.

Audio DAC

24-bit 192kHz Stereo DAC 2Vrms Line Out



procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

8MMINI-BB

SCH-31407 PDF: SPF-31407

Sheet

Rev

Audio DAC

Document Number

Friday, March 04, 2022

Drawing Title:

Page Title:

Size


Date:


Designer:

Drawn by:

Approved:

<Approver>






MicroSD/Infrared/LED

Caution:


IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead. All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's. See Errata e50080 for detailed information.

SD3.0 PWR TP704 U702 VDD_3V3→ VIN → VSD_3V3 C708 =22uF 10V 0603_CC В1, EN C702 1uF ADP191ACBZ-R7 GND 0402_CC TP703 GND 7 SD2_nRST >>> PU on CPU Board



STATUS/PWR LED

Inferad Remote Control




		Microcontroller F	Product Grou	ıp			
		6501 William Cannon Dr Austin, TX 78735-8598	rive West				
		n proprietary to NXP and shall not be use ole or in part without the express written			ductors.		
		ICAP Classification: CP:	IUO:	X PU	IBI:		
Designer:	Drawin	g Title:					
<jw></jw>		8MMINI-BB					
Drawn by:	Page 1	itle:					
<jw></jw>		SD/IR/LED/BTN					
Approved:	Size	Document Number			Rev		
<annrover></annrover>	l B	B SCH-31407 PDF: SPE-31407 C5					


Sheet

Friday, March 04, 2022


Camera/DSI LCD









Camera






N	M-	6501 Wi	ocontroller Pro illiam Cannon Drive W TX 78735-8598		ıþ		
		oroprietary to NXP and sl or in part without the ex ICAP Classifical	press written permiss		nicond	uctors.	
Designer: <jw></jw>	Drawing					1001.	
Drawn by: <jw></jw>	Page Ti	ite: MIPI: DS	I/CSI				
Approved: <approver></approver>	Size C	Document Number	SCH-31407 PDF: S	SPF-31407			Rev C5



Ext CN

Caution:

IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.



8MMINI-BB Expansion CN

SCH-31407 PDF: SPF-31407

Rev C5

Boot Mode and CFG Switch

Caution:

IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead. All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's. See Errata e50080 for detailed information.

i.MX8M MINI ROM Fuse

	Address	7	6	5	4	3	2	1	0	
	0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]	
	0x470[15:8] 0x470[15:8]	Infinit-Loop (Debug USE only) 0 - Disable 1 - Enable	001 - SD/eSD 010 - MMC/eMMC		Port Select: 00 - uSDHC1 01 - uSDHC2 10 - uSDHC3		Power Cycle Enable '0' - No power cycle '1' - Enabled via	SD Loopback Clock Source Sel (for SDR50 and SDR104 only) '0' - through SD pad '1' - direct		
	0x470[15:8]		011 - NAND			Pages 00 - 1: 01 - 6: 10 - 3: 11 - 2:	1	Nand_Rov 00 - 3 01 - 2 10 - 4 11 - 5	01 - 2 10 - 4	
	0x470[15:8]		Disable Enable		Flash Auto Probe	FLASH_TYPE 000-Device supports 3B read by default 001-Device supports 4B read by default 010-HyperFlash 1V8 011-HyperFlash 3V3 100-MMC Octal DDR		/ default / default		
	0x470[15:8]		110 - SPI NOR				Port Select: 000 - eCSP11 001 - eCSP12 010 - eCSP13			
	0x470[15:8]		Others - Rese	erved for future use						
		BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]	
SD/eSD	0x470[7:0]	Fast Boot:	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 Others - Reserved			Reserved	
MMC/eMMC	0x470[7:0]	0 - Regular 1 - Fast Boot				Speed USDHC IO VOLTAGE O0 - Normal SELECTION For Normal Boot Mode Others - Reserved 1 - 1.6V 1 - 1.6V			Reserved	
NAND	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEA 00 - 2 01 - 2 10 - 4 11 - 8	RCH_COUNT:		Toggle Mode 33MHz Pre '000' - 16 GPMICLK cycles '001' - 1 GPMICLK cycles '001' - 2 GPMICLK cycles '011' - 3 GPMICLK cycles '101' - 4 GPMICLK cycles '101' - 5 GPMICLK cycles '111' - 7 GPMICLK cycles '1111' - 7 GPMICLK cycles '1111' - 15 GPMICLK cycles	Reserved			
FlexSPI	0x470[7:0]	HOLD 00 - 56 01 - 1r 10 - 3r 11 - 10	00us FLASH Auto Probe Type FlexSPI FLASH Dummy Cycle ms					Dummy Cycle		
SPINOR	0x470[7:0]	CS select SPI only: 00 - CS#0 default 01 - CS#1 10 - CS#2 11 - CS#3	Reserved	Reserved	Reserved	Reserved Reserved Reserved			Reserved	

