8MMINI-BB

(i.MX8M Mini Customer Base Board)

Schematics DevBoard

Table of Content

Page 1	Cover
Page 2	Block Diagram (8M Mini)
Page 3	Block Diagram (8M Nano)
Page 4	PWR TREE (8M Mini)
Page 5	PWR TREE (8M Nano)
Page 6	SYS PWR
Page 7	CPU IO INTERFACE
Page 8	USB TYPE-C DRP
Page 9	Audio DAC
Page 10	ETHERNET 1Gbps
Page 11	PCIe
Page 12	MicroSD/IR/LED/BTN
Page 13	MIPI:DSI/CSI
Page 14	DEBUG
Page 15	Expansion CN
Page 16	BOOT CFG
Page 17	Mechanical and Testpoints

1. Interrupted lines coded with the same letter or letter combinations are electrically connected.

2. Device type number is for reference only. The number varies with the manufacturer.

3. Special signal usage:
   _B Denotes - Active-Low Signal
   <> or [] Denotes - Vectored Signals

4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.

Revision History

Rev. Code	Date	By		Description
A	2018-03-16	Javen	1	initial version
B	2018-05-09	Javen	1	Add D308, D309, D310, U312, C337, R355, C338, D312, D313 to enable always 'ON' LDO
			2	Add U311, R356, R357, R358, R359, R343, D311, C341 to get accurate VBUS2 threshold
			3	Change U303, U306 part number to PTN5110NHQ to reduce the EN_SNK output debounce time
			4	Remove backup resistor R347, R348 and add C342-C344 for VBUS detect circuit
			5	Change U702 to NXP part:NX3P191, add TP701, TP704
			6	Install R502 to make the ENET IO voltage default to 1.8V
			7	Add R349, R350, R353, R354 for Type-C circuit debug
			8	Change C113 to 0.22uF, Add C161 to increase the time delay of PTN5110 VBUS/VDD
			9	Remove R712, D701, Q704, R716, R715 for PWM_LED.
			10	Add R216, R217, R218, R219 for SD2_nCD alternative design
			11	Add Q1001-Q1003, R1029-R1033, C1004 to control the audio board power sequence.
			12	Update bootcfg pull up resistors R1101/R1103/R1105/R1107/R1109/R1111/R1113/R1115/R1117/ R1119/R1121/R1123/R1125/R1127/R1129/R1131/R1133/R1135 to 4.7K OHM
			13	Add R1034 for power backup
C	2018-09-10	Javen	1	Update the Block Diagram and Power Tree;
			2	Change C301,C321 from 10uF to 4.7uF;
			3	DNP R315, R316;
			4	Add R632,DNP R626, D603 for PCIe L1SS support
			5	Add R1137-R1140, Change SW1101, SW1102 for BOOT_MODE2/3
			6	Update J201 PIN56 from GND to TEST_MODE net
			7	Change R101 from 1.5M OHM to 1.4M OHM to support VBUS < 5V case
			8	DNP R614,R615, Install R610,R611,R616,R617
C1	2018-11-29	Javen	1	Update L401,L501,L503,L601,L602,L901 to BLM18PG121SN1
			2	Change U702 to ADP191ACBZ-R7, U701 to IRM-V538M3/TR1 due to EOL
C2	2019-2-11	Javen	1	Update the Min/Typ/Max operating range for I.MX8M Mini power supplies;
			2	Add note for all IOs that internal pull up/down is not supported in 3.3V mode;
C3	2019-6-18	Javen	1	Change R105 from 41.2K to 43K, increasing DCDC_5V to 5.2V to keep USB VBUS output higher than 4.75V in PD SPT.1 Load Test;
			2	Add R301(47K) and DNP C303 for better discharge of USB1_OTG_VBUS, otherwise PD SPT.1 Load Test might fail.
C4	2020-3-16	Mac	1	Add Block Diagram and Power Tree for i.MX8M Nano.
			2	Remove the IOMUX table
			3	Update i.MX8M Mini ROM Fuse Table > Change SD/eSD BOOT_CFG[3:1]:101 from "Reserved for DDR50" to "Reserved"; > Change MMC/eMMC BOOT_CFG[3:2]:10 from "Reserved for HS200" to "Reserved"; > Change MMC/eMMC BOOT_CFG[0] from "USDHC IO VOLTAGE SELECTION For Manufacture Mode" to "Reserved";
C5	2020-8-11	Vector	1	Add the picture for KEY-E slot and display the part number of M.2 connector.
			2	Update block diagram and power tree

Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

Designer: <JW>	Drawing Title: 8MMINI-BB		
Drawn by: <JW>	Page Title: Title and Rev History		
Approved: <Approver>	Size C	Document Number SCH-31407 PDF: SPF-31407	Rev C5
	Date: Friday, March 04, 2022	Sheet 1 of 17	

8MMINI-EVK

Block Diagram

8MMINILPD4-EVKB	31409
├ 8MMINILPD4-CPU	47712
└ 8MMINI-BB	31407

8MMINID4-EVK	35105
├ 8MMINID4-CPU	35104
└ 8MMINI-BB	31407



On 8MMINILPD4-CPU/8MMINID4-CPU

Note:

NANDIF is alternative with SDHC3/QSPIA interface, NAND device is used on 8MMINID4-CPU.

Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

Designer: <JW>	Drawing Title: 8MMINI-BB		
Drawn by: <JW>	Page Title: Block Diagram		
Approved: <Approver>	Size C	Document Number SCH-31407 PDF: SPF-31407	Rev C5
	Date: Friday, March 04, 2022	Sheet 2 of 17	

8MNANO-EVK

Block Diagram

8MNANOLPD4-EVK	38821
├ 8MNANOLPD4-CPU	38823
└ 8MMINI-BB	31407

8MNANOD4-EVK	45698
├ 8MNANOD4-CPU	45699
└ 8MMINI-BB	31407



NXP	Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
	ICAP Classification: CP: IUO: X PUBI:	
Designer: <JW>	Drawing Title: 8MMINI-BB	
Drawn by: <JW>	Page Title: Block Diagram	
Approved: <Approver>	Size C / Document Number SCH-31407 PDF: SPF-31407	Rev C5
	Date: Friday, March 04, 2022 / Sheet 3 of 17	

8MMINILPD4-EVKB PWR TREE



Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

Designer: <JW>	Drawing Title: 8MMINI-BB
Drawn by: <JW>	Page Title: Power Tree
Approved: <Approver>	Size: Custom; Document Number: SCH-31407 PDF: SPF-31407; Rev: C5
	Date: Friday, March 04, 2022; Sheet 4 of 17

8MNANOLPD4-EVK PWR TREE



PMIC: PCA9450B

SEQ	REG	TYP	Max Capability(mA)
1	LDO1	1.8	10
2	LDO2	0.85	10
3	RTC_RESET_B	--	--
4	RTC_CLK	--	--
5	BUCK1	0.85/0.95	3000
6	BUCK2	0.85/0.95/1.0	3000
6	LDO3	1.8	300
7	BUCK5	1.8	2000
8	BUCK6	1.1	2000
9	BUCK4	3.3	3000
9	LDO5	3.3/1.8	150
10	POR_B	--	--
11	LDO4	1.2	200

CPU: i.MX8M Nano

SEQ	PWR/Signal	TYP	Required(mA)
1	NVCC_SNVS_1V8	1.8	10
2	VDD_SNVS_0V8	0.8	10
3	RTC_RESET_B	--	--
4	CLK_32K_OUT	--	--
5	VDD_SOC&DRAM&PU_0V9	0.85/0.95	2600
6	VDD_ARM_0V9	0.95/0.95/1.0	2200
6	VDDA_1V8	1.8	300
7	VDD_1V8/NVCC_1V8/NVCC_ENET	1.8	500
8	NVCC_DRAM_1V1	1.2	NxCxVx(0.5xF)
9	NVCC_3V3/NVCC_3V3	3.3	NxCxVx(0.5xF)
9	NVCC_SD2	3.3/1.8	100
10	VDD_PHY_1V2	1.2	10
11	POR_B	--	--
		1.8/2.5	10

Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

Designer: <JW>	Drawing Title: 8MMINI-BB
Drawn by: <JW>	Page Title: Power Tree
Approved: <Approver>	Size: Custom; Document Number: SCH-31407 PDF: SPF-31407; Rev: C5
	Date: Friday, March 04, 2022; Sheet 5 of 17

SYS PWR



Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: ___ IUO: _X_ PUBI: ___

Designer: <JW>	Drawing Title: 8MMINI-BB	
Drawn by: <JW>	Page Title: PWR	
Approved: <Approver>	Size A3	Document Number SCH-31407 PDF: SPF-31407 Rev C5
	Date: Friday, March 04, 2022	Sheet 6 of 17

IO connector

Caution:
IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.

B2B Receptacle



B2B Header





B2B Header







I2C2/3 Level shifter



POR_B Buffer



NXP	Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
ICAP Classification: CP: IUO: X PUBI:		
Designer: <JW>	Drawing Title: 8MMINI-BB	
Drawn by: <JW>	Page Title: CPU IO Interface	
Approved: <Approver>	Size C / Document Number SCH-31407 PDF: SPF-31407	Rev C5
	Date: Friday, March 04, 2022 / Sheet 7 of 17	

USB1

USB1 IS NOT the power supply!

Always ON LDO

USB TYPE-C

5-20V

USB1_OTG_VBUS

USB1_DP_CN

USB1_DN_CN

USB1_ID

USB1_CC1_CN

USB1_CC2_CN

USB1_OTG_VBUS_F

USB1_VBUS

USB1_DP 7,14

USB1_DN 7,14

USB1_ID 7

USB1_CC1

USB1_CC2

USB1_VBUS_IN

USB1_VBUS_OUT

VBUS_IN

VDD_5V

VLDO1_3V3

VLDO_3V3

VDD_3V3

VLDO_3V3

USB1_VBUS 7,14

USB1_OTG_VBUS_P

USB1_OTG_VBUS_M

USB_LD_nFLT1

USB_LD_nFLT2

LD1_nINT

LD2_nINT

TCPC_nINT1 7

PD1_I2C_SCL

PD1_I2C_SDA

PD1_I2C_SCL 7,11

PD1_I2C_SDA 7,11

LD1_I2C_SCL

LD1_I2C_SDA

LD2_I2C_SCL 7,11

LD2_I2C_SDA 7,11

De-bounce | PWR SW OFF | PWR SW ON | Reboot

IN+ > IN- -> H
IN+ < IN- -> L

Use Always On Power(with VBUS), avoid entering Dead Battery Mode.

This LDO is used for preventing the Ld SW NX20P3483UK enter into dead battery mode.

D312/D133 are kept for updated NX20P3483 version

Curr: 400mA-3.4A I2C CTRL

I2C ADDR: 1110010X

I2C ADDR: 1010000X

default "UFP" mode

default "L"

Choose "N" part for short debounce time, avoid entering Dead Battery Mode.

VBUS2_TH	EN_SNK2	EN_SNK1	3483_EN_SNK1
H	H	X	L
H	L	H	H
H	L	L	L
L	X	H	H
L	X	L	L

USB2

USB2 is the primary supply!

USB2 HOT SWAPPING NOT Supported !!!

USB TYPE-C

5-20V

USB2_OTG_VBUS

USB2_DP_CN

USB2_DN_CN

USB2_ID

USB2_CC1_CN

USB2_CC2_CN

USB2_OTG_VBUS_F

USB2_VBUS

USB2_DP 7

USB2_DN 7

USB2_ID 7

USB2_CC1

USB2_CC2

USB2_VBUS_IN

USB2_VBUS_OUT

VBUS_IN

VDD_5V

VLDO2_3V3

VLDO_3V3

USB2_OTG_VBUS

VDD_5V

VDD_3V3

VLDO_3V3

USB2_VBUS 7

VBUS2_TH

EN_SNK1

EN_SNK2

3483_EN_SNK1

TCPC_nINT2 7

PD2_I2C_SCL

PD2_I2C_SDA

PD2_I2C_SCL 7,11

PD2_I2C_SDA 7,11

LD2_I2C_SCL

LD2_I2C_SDA

LD2_nINT

IN+ > IN- -> H
IN+ < IN- -> L

V+ > V- -> H
V+ < V- -> L

Use Always On Power(with VBUS), avoid entering Dead Battery Mode.

EN_SNK depends on the VBUS TH which is 3.8V, too low for power path switching.

Short B2/C2/C1 for non-HDI routing

I2C ADDR: 1110011X

I2C ADDR: 1010010X

default "L"

Choose "N" part for short debounce time, avoid entering Dead Battery Mode.

NXP

Microcontroller Product Group

6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

Designer: <JW>	Drawing Title: 8MMINI-BB		
Drawn by: <JW>	Page Title: USB TYPE-C		
Approved: <Approver>	Size C	Document Number SCH-31407 PDF: SPF-31407	Rev C5
	Date: Friday, March 04, 2022	Sheet 8 of 17	

Caution:
IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.

Audio DAC

24-bit 192kHz Stereo DAC 2Vrms Line Out



Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

Designer: <JW>	Drawing Title: 8MMINI-BB		
Drawn by: <JW>	Page Title: Audio DAC		
Approved: <Approver>	Size A4	Document Number SCH-31407 PDF: SPF-31407	Rev C5
	Date: Friday, March 04, 2022	Sheet 9 of 17	

RGMII 10/100/1000Mbps Ethernet





Power-on Strapping Pins

PHY PIN	PHY CFG	Default	Definition
RXD0	PHYADDRESS0	0	LED_ACT and RXD1-0 set the lower three bits of the physical address. The upper two bits of the physical address are set to the default, "00".
RXD1	PHYADDRESS1	0	
LED_ACT	PHYADDRESS2	1	
RX_DV	MODE[0]	0	
RXD2	MODE[1]	0	
RX_CLK	MODE[2]	0	
RXD3	MODE[3]	0	0000 1000 Base-T, RGMII; 0001 1000 Base-T, SGMII; 0010 1000 Base-X, RGMII, 50Ω; 0011 1000 Base-X, RGMII, 75Ω; 0100 1000 Base-X/T, TRANS, 50Ω; 0101 1000 Base-X/T, TRANS, 75Ω; 0110 100 Base-FX, RGMII, 50Ω; 0111 100 Base-FX/TX, TRANS, 50Ω; 1011 RMII, copper fiber auto-detection; 1110 100 Base-FX, RGMII, 75Ω; 1111 100 Base-FX/TX, TRANS, 75Ω; Others Reserved
LED_LINK1000	INT_SELECT	1	0: INT ; 1:GPIO

Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

Designer: <JW>	Drawing Title: 8MMINI-BB		
Drawn by: <JW>	Page Title: Ethernet		
Approved: <Approver>	Size C	Document Number SCH-31407 PDF: SPF-31407	Rev C5
	Date: Friday, March 04, 2022	Sheet 10 of 17	

PCIe MEMS OSC



NOTE:
This component share PCB package
When use 9FGV0241 PIN5: GND;PIN7:1.8V
When use PI6CFGL201BZDIEX PIN5:1.8V;PIN7:3.3V

PCIe M.2/NGFF

M.2 (NGFF) CN



PCIe PWR



Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: ___ IUO: _X_ PUBI: ___

Designer: <JW>	Drawing Title: 8MMINI-BB		
Drawn by: <JW>	Page Title: M.2 PCIe		
Approved: <Approver>	Size A3	Document Number SCH-31407 PDF: SPF-31407	Rev C5
	Date: Friday, March 04, 2022	Sheet 11 of 17	

MicroSD/Infrared/LED

Caution:
IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.

SD3.0 PWR





STATUS/PWR LED



Inferad Remote Control



Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

Designer: <JW>	Drawing Title: 8MMINI-BB		
Drawn by: <JW>	Page Title: SD/IR/LED/BTN		
Approved: <Approver>	Size B	Document Number SCH-31407 PDF: SPF-31407	Rev C5
	Date: Friday, March 04, 2022	Sheet 12 of 17	

Camera/DSI LCD



DSI LCD





Camera





This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

	Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598
ICAP Classification:	CP: IUO: X PUBI:
Designer: <JW>	Drawing Title: **8MMINI-BB**
Drawn by: <JW>	Page Title: **MIPI: DSI/CSI**
Approved: <Approver>	Size C; Document Number SCH-31407 PDF: SPF-31407; Rev C5
	Date: Friday, March 04, 2022; Sheet 13 of 17

UART-USB DBG



TP for on-line MFG



JTAG Debug



Buttons



NXP	Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
ICAP Classification: CP: IUO: X PUBI:		
Designer: <JW>	Drawing Title: 8MMINI-BB	
Drawn by: <JW>	Page Title: Debug UART	
Approved: <Approver>	Size C / Document Number SCH-31407 PDF: SPF-31407	Rev C5
	Date: Friday, March 04, 2022 / Sheet 14 of 17	

Ext CN

Caution:

IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.





Audio Card CN

EXP CN



I2C CN



NXP	Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
	ICAP Classification: CP: IUO: X PUBI:	
Designer: <JW>	Drawing Title: 8MMINI-BB	
Drawn by: <JW>	Page Title: Expansion CN	
Approved: <Approver>	Size C / Document Number SCH-31407 PDF: SPF-31407	Rev C5
	Date: Friday, March 04, 2022	Sheet 15 of 17

Boot Mode and CFG Switch

Caution:
IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.

i.MX8M MINI ROM Fuse

	Address	7	6	5	4	3	2	1	0
	0x470[15:8]	**BOOT_CFG[15]**	**BOOT_CFG[14]**	**BOOT_CFG[13]**	**BOOT_CFG[12]**	**BOOT_CFG[11]**	**BOOT_CFG[10]**	**BOOT_CFG[9]**	**BOOT_CFG[8]**
	0x470[15:8]	Infinit-Loop (Debug USE only) 0 - Disable 1 - Enable	001 - SD/eSD			Port Select: 00 - uSDHC1 01 - uSDHC2 10 - uSDHC3		Power Cycle Enable '0' - No power cycle '1' - Enabled via	SD Loopback Clock Source Sel (for SDR50 and SDR104 only) '0' - through SD pad '1' - direct
	0x470[15:8]		010 - MMC/eMMC						
	0x470[15:8]		011 - NAND			Pages In Block: 00 - 128 01 - 64 10 - 32 11 - 256		Nand_Row_address_bytes: 00 - 3 01 - 2 10 - 4 11 - 5	
	0x470[15:8]		100 - QSPI			Flash Auto Probe	FLASH_TYPE 000-Device supports 3B read by default 001-Device supports 4B read by default 010-HyperFlash 1V8 011-HyperFlash 3V3 100-MXIC Octal DDR		
	0x470[15:8]		110 - SPI NOR			Port Select: 000 - eCSPI1 001 - eCSPI2 010 - eCSPI3			SPI Addressing: 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)
	0x470[15:8]	Others - Reserved for future use							
		BOOT_CFG[7]	**BOOT_CFG[6]**	**BOOT_CFG[5]**	**BOOT_CFG[4]**	**BOOT_CFG[3]**	**BOOT_CFG[2]**	**BOOT_CFG[1]**	**BOOT_CFG[0]**
SD/eSD	0x470[7:0]	Fast Boot: 0 - Regular 1 - Fast Boot	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 Others - Reserved			Reserved
MMC/eMMC	0x470[7:0]		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.			Speed 00 - Normal 01 - High Others - Reserved		USDHC IO VOLTAGE SELECTION For Normal Boot Mode 0 - 3.3V 1 - 1.8V	Reserved
NAND	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8		Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 16 GPMICLK cycles. '001' - 1 GPMICLK cycles. '010' - 2 GPMICLK cycles. '011' - 3 GPMICLK cycles. '100' - 4 GPMICLK cycles. '101' - 5 GPMICLK cycles. '110' - 6 GPMICLK cycles. '111' - 7 GPMICLK cycles. '1111'- 15 GPMICLK cycles.			Reserved
FlexSPI	0x470[7:0]	HOLD TIME: 00 - 500us 01 - 1ms 10 - 3ms 11 - 10ms		FLASH Auto Probe Type		FlexSPI FLASH Dummy Cycle			
SPINOR	0x470[7:0]	CS select SPI only: 00 - CS#0 default 01 - CS#1 10 - CS#2 11 - CS#3	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved



Only for i.MX8M MINI

BMODE

BOOT_MODE1	BOOT_MODE0
BOOT TYPE:	
00	*Boot From Fuses*
01	*Serial Downloader*
10	***Internal Boot (Development)***
11	*Reserved*

 # Boot Device: eMMC/SDHC3
SW1101 [1-10]: 0110110001
SW1102 [1-10]: 0001010100

 # Boot Device: MicroSD/SDHC2
SW1101 [1-10]: *0110110010*
SW1102 [1-10]: *0001101000*

 # Boot Device: NAND
SW1101 [1-10]: 0110000000
SW1102 [1-10]: 1000111100

 # Download Mode
SW1101 [1-10]: 1010xxxxxx
SW1102 [1-10]: xxxxxxxxx0

Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

Designer: <JW>	Drawing Title: 8MMINI-BB	
Drawn by: <JW>	Page Title: BOOT CFG	
Approved: <Approver>	Size C / Document Number SCH-31407 PDF: SPF-31407	Rev C5
	Date: Friday, March 04, 2022	Sheet 16 of 17

Base board positioning holes



GND Testpoints



Standoff for M.2

Standoff for CPU board TOP



Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

Designer: <JW>	Drawing Title: **8MMINI-BB**		
Drawn by: <JW>	Page Title: **Mechanical and Testpoints**		
Approved: <Approver>	Size A	Document Number SCH-31407 PDF: SPF-31407	Rev C5
	Date: Friday, March 04, 2022	Sheet 17 of 17	