

# Dual Cortex-M4 core based MCU with 16 channel PWMs, 20 channel 14-bit ADC, 6 PGAs with Comparators

Revision 11 - December 2021

#### **Features**

- Dual ARM 32-bit Cortex-M4 CPU Core with FPU
  - Main Core and CAU(control accelerator unit)
  - Mailbox for dual core communication
  - 200 MHz maximum frequency
- Memories
  - Up to 512 KB embedded flash
  - 512 Bytes OTP flash
  - Up to 80 KB on-chip SRAM (including 16 KB XIP-Cache)
- Clock, reset and supply management
  - Single 3.3 V power supply
  - POR, Brown-out detector (BOD)
  - 1-to-66 MHz external crystal oscillator
  - Two internal 32MHz factory-trimmed RC
  - PLL for CPU clock
- 6-channel DMA controller
- 14-bit A/D converters (up to 20 channels)
  - As low as 140 ns conversion time
  - Conversion range: 0 to 3.65 V
  - Differential sample
  - Triple-sample and hold capability
  - Open/short detection for safety
  - Temperature sensor
- Programmable gain amplifier (PGA)
  - 6 integrated internal PGAs
  - Programmable Gains
     Single-ended: 1, 2, 4, 8, 12, 16, 24, 32
     Differential: 2, 4, 8, 16, 24, 32, 48, 64
- Analog comparator
  - 16 high-speed comparators
  - Output with digital deglitch filter
  - 6 DACs as reference
  - Out of range voltage protection
  - Phase comparison





LQFP80 (12 x 12 mm) LQFP64 (10 x 10 mm) LQFP52 (14 x 14 mm) LQFP48 (7 x 7 mm)

QFN52 (6 x 6 mm)

#### PWM

- 8 enhanced PWM modules
- 16 PWM outputs in total
- Flexible waveform generation with phase lead/lag control
- All events can trigger ADC conversion
- Up to 61 GPIO Pins
  - Configurable pull-up/pull-down resistors
  - Programmable digital input deglitch filter
- Enhanced Capture Module (ECAP)
  - Flexible input capture pin
  - Four 32-bit capture registers
  - Capture and APWM mode selection
- Debug mode
  - Serial wire debug (SWD) & JTAG interfaces
- 7 Timers
  - Three 32-bit general-purpose timers
  - Two 32-bit watchdog timers
  - Two SysTick timer 24-bit down-counter
- Communication interfaces
  - Up to UART x 4 (3 implemented by SIO)
  - Up to SPI x 4 (3 implemented by SIO)
  - Up to I<sup>2</sup>C x 4 (3 implemented by SIO)

(Some communication interfaces are implemented through Spintrol patented SIO technology)

- Security Modules
  - CRC x 1, AES x 1, 64-bit unique ID
- Operating temperature
  - Junction temperature: -40 to +125 °C
  - Ambient temperature: -40 to +105 °C



Table 1. SPC2168 device features and peripheral counts

		l			
Peripheral	SPC2168APE80	SPC2168APE64	SPC2168APE52	SPC2168APE48	SPC2168API52
Flash	512KB	512KB	512KB	512KB	512KB
OTP Flash	512Bytes	512Bytes	512Bytes	512Bytes	512Bytes
SRAM	80KB	80KB	80KB	80KB	80KB
DMA	1	1	1	1	1
Number of channels	6 channels	6 channels	6 channels	6 channels	6 channels
GPIOs <sup>(1)</sup>	61	49	42	38	40
14-bit ADC	1	1	1	1	1
Number of channels	20 channels	17 channels	16 channels	14 channels	18 channels
PGA	6	6	6	6	6
Analog comparators	16	16	16	16	16
DAC	6	6	6	6	6
PWM	8	8	8	8	8
Number of channels	16 channels	16 channels	12 channels	12 channels	10 channels
ECAP	1	1	1	1	1
General-purpose timers	3	3	3	3	3
Watchdog timers	2	2	2	2	2
AES	1	1	1	1	1
CRC	1	1	1	1	1
UART	1	1	1	1	1
SPI	1	1	1	1	1
I2C	1	1	1	1	1
SIO	3	3	3	3	3
Maximum CPU frequency	200MHz	200MHz	200MHz	200MHz	200MHz

<sup>(1)</sup> Not including GPIO47 (BOOT) pin.



## **Contents**

1 Device overview						
2	Feature	descriptions	9			
	2.1	Dual ARM Cortex-M4 core with FPU	9			
	2.2	Embedded SRAM	9			
	2.3	Embedded Flash memory	9			
	2.4	Nested vectored interrupt controller (NVIC)	9			
	2.5	External interrupt/event controller	9			
	2.6	Power supply and Reset	9			
	2.7	Brown-out detector	10			
	2.8	Clocks	10			
	2.9	Boot mode	10			
	2.10	General-purpose IOs (GPIOs)	10			
	2.11	Direct memory access controller (DMAC)	11			
	2.12	Mailbox	11			
	2.13	Timers and watchdogs	11			
	2.14	UART	12			
	2.15	I <sup>2</sup> C	12			
	2.16	SPI	12			
	2.17	ADC	13			
	2.18	Temperature sensor	13			
	2.19	PGAs	13			
	2.20	Analog comparators	13			
	2.21	PWMs	14			
	2.22	ECAP	14			
	2.23	Cyclic redundancy check (CRC)	14			
	2.24	Advanced encryption standard (AES) engine	15			
	2.25	Serial wire JTAG debug port (SWJ-DP)	15			
	2.26	SIO	15			
3	Pinouts	and pin description	16			
	3.1	LQFP80	16			
	3.2	LQFP64	25			
	3.3	LQFP52	33			
	3.4	LQFP48	40			
	3.5	QFN52	46			



	3.6	PGA input channel selection	53
	3.7	GPIO pin function and state after reset	53
4	Memo	ry mapping	56
5	Electric	cal characteristics	60
	5.1	Absolute maximum ratings	60
	5.2	Recommended operating conditions	60
	5.3	I/O Electrical characteristics	61
	5.4	Power consumption summary	61
	5.5	Internal 1.2V regulator characteristics	64
	5.6	BOD characteristics	65
	5.7	RCO characteristics	65
	5.8	PLL characteristics	65
	5.9	XO characteristics	65
	5.10	14-bit ADC characteristics	70
	5.11	PGA characteristics	71
	5.12	Analog comparator characteristics	72
	5.13	Internal 10-bit DAC characteristics	72
	5.14	DAC buffer characteristics	72
	5.15	Flash memory characteristics	73
	5.16	Electrical sensitivity characteristics	73
	5.17	Moisture sensitivity characteristics	74
	5.18	Thermal resistance characteristics	74
	5.19	SPI characteristics	74
6	Packag	ge information	76
	6.1	LQFP80	76
	6.2	LQFP64	78
	6.3	LQFP52	80
	6.4	LQFP48	82
	6.5	QFN52	84
7	Orderii	ng information	86
8	Revisio	on history	87



## **List of tables**

Table 1.	SPC2168 device features and peripheral counts	2
Table 2.	SPC2168 LQFP80 pin definitions	16
Table 3.	SPC2168 LQFP64 pin definitions	25
Table 4.	SPC2168 LQFP52 pin definitions	33
Table 5.	SPC2168 LQFP48 pin definitions	40
Table 6.	SPC2168 QFN52 pin definitions	46
Table 7.	PGA0/1/2 input channel selection	53
Table 8.	PGA3/4/5 input channel selection	53
Table 9.	GPIO pin function and state after reset	53
Table 10.	Absolute maximum ratings (1)(2)	60
Table 11.	Recommended operating conditions	60
Table 12.	I/O Electrical characteristics	61
Table 13.	SPC2168 typical current consumption (Run in FLASH)	62
Table 14.	SPC2168 typical current consumption (Run in RAM)	62
Table 15.	Peripheral current consumption	63
Table 16.	Internal 1.2V regulator characteristics	64
Table 17.	BOD characteristics	65
Table 18.	RCO characteristics	65
Table 19.	PLL characteristics	65
Table 20.	XO characteristics	65
Table 21.	ADC characteristics	70
Table 22.	PGA characteristics	71
Table 23.	Comparator characteristics	72
Table 24.	DAC characteristics	72
Table 25.	DAC buffer characteristics	72
Table 26.	Flash memory characteristics	73
Table 27.	ESD absolute maximum ratings	73
Table 28.	Electrical sensitivities	73
Table 29.	Moisture sensitivity characteristic	74
Table 30.	Thermal resistance characteristics (LQFP80 package)	74
Table 31.	SPI characteristics	74
Table 32.	LQFP80 – 80 pin, 12 x 12 mm low-profile quad flat package mechanical data	76
Table 33.	LQFP64 – 64 pin, 10 x 10 mm low-profile quad flat package mechanical data	78
Table 34.	LQFP52 – 52 pin, 14 x 14 mm low-profile quad flat package mechanical data	80
Table 35.	LQFP48 – 48 pin, 7 x 7 mm low-profile quad flat package mechanical data	82
Table 36.	QFN52 – 52 pin, 6 x 6 mm quad flat no-lead package mechanical data	84
Table 37.	Ordering information	86
Table 38.	Document revision history	87



## **List of figures**

Figure 1.	Block diagram of SPC2168	7
Figure 2.	Clock tree	8
Figure 3.	SPC2168 LQFP80 pinout	16
Figure 4.	SPC2168 LQFP64 pinout	25
Figure 5.	SPC2168 LQFP52 pinout	33
Figure 6.	SPC2168 LQFP48 pinout	40
Figure 7.	SPC2168 QFN52 pinout	46
Figure 8.	SPC2168 memory map with Cache disabled and CAU stopped (Used as single-core)	56
Figure 9.	SPC2168 memory map with Cache enabled and CAU stopped (Used as single-core)	57
Figure 10.	SPC2168 memory map with Cache disabled and CAU running (Dual core)	58
Figure 11.	SPC2168 memory map with Cache enabled and CAU running (Dual core)	59
Figure 12.	Typical operational current versus frequency	63
Figure 13.	Internal 1.2V regulator load regulation (T <sub>A</sub> = 25 °C)	64
Figure 14.	Internal 1.2V regulator load regulation with different temperature	64
Figure 15.	The negative resistance of the on-chip crystal oscillator at 50 $^{\circ}\mathrm{C}$	66
Figure 16.	The negative resistance of the on-chip crystal oscillator at 85 $^{\circ}\mathrm{C}$	67
Figure 17.	The negative resistance of the on-chip crystal oscillator at 100 $^{\circ}\mathrm{C}$	68
Figure 18.	The negative resistance of the on-chip crystal oscillator at 125 $^{\circ}\mathrm{C}$	69
Figure 19.	DAC buffer offset over Input voltage	73
Figure 20.	LQFP80 – 80 pin, 12 x 12 mm low-profile quad flat package outline	76
Figure 21.	LQFP80 – 80 pin, 12 x 12 mm low-profile quad flat package recommended footprint	77
Figure 22.	LQFP64 – 64 pin, 10 x 10 mm low-profile quad flat package outline	78
Figure 23.	LQFP64 – 64 pin, 10 x 10 mm low-profile quad flat package recommended footprint	79
Figure 24.	LQFP52 – 52 pin, 14 x 14 mm low-profile quad flat package outline	80
Figure 25.	LQFP52 – 52 pin, 14 x 14 mm low-profile quad flat package recommended footprint	81
Figure 26.	LQFP48 – 48 pin, 7 x 7 mm low-profile quad flat package outline	82
Figure 27.	LQFP48 – 48 pin, 7 x 7 mm low-profile quad flat package recommended footprint	83
Figure 28.	QFN52 – 52 pin, 6 x 6 mm quad flat no-lead package outline	84
Figure 29.	QFN52 – 52 pin, 6 x 6 mm quad flat no-lead package recommended footprint	85



## 1 Device overview

The SPC2168 device from Spintrol is a dual core, high performance and integration system-on-chip (SOC) microcontroller. The SPC2168 incorporates two 32-bit ARM Cortex-M4 high-performance processors with a software-programmable clock rate as high as 200 MHz, 80 KB SRAM, embedded flash with 512 KB, and an extensive range of enhanced I/Os and peripherals. Figure 1 shows the functional block diagram for the SPC2168.




Figure 1. Block diagram of SPC2168




The SPC2168 Mailbox completes messages communication between Main CPU and Control Accelerator Unit (CAU). Main CPU sends messages through interrupt to CAU and when CAU receives messages successfully, it also sends confirmation messages to Main CPU by interruption, and vice versa.

The Direct Memory Access Controller (DMAC) is used to provide high-speed data transfer between peripherals and memory as well as memory to memory. Data can be quickly moved by DMAC without any CPU actions. This keeps CPU resources free for other operations.

The SPC2168 device offers a 14-bit ADC, 6 PGAs, 8 enhanced PWMs, 3 general purpose 32-bit timers, as well as standard and advanced communication interface: UART, I<sup>2</sup>C and SPI. These features make the SPC2168 ideal for motion control application.

The SPC2168 operates from a 2.97 to 3.63 V power supply. The temperature range is from -40 °C to +125 °C temperature range. The package type can be 80-pin LQFP, 64-pin LQFP, 48-pin LQFP or 52-pin QFN/LQFP.

Figure 2 shows the clock tree information.



8 of 89



## 2 Feature descriptions

#### 2.1 Dual ARM Cortex-M4 core with FPU

The SPC2168 integrates two full-feature ARM Cortex-M4 core with FPU that can runs up to 200 MHz, is therefore compatible with all ARM tools and software. The Main CPU completes the power supply, reset and BOOT management of the whole chip. According to the load characteristics of the processor thread, the CAU can also take on the specific motor control task, thus improving the real-time and security performance of the system in a close step.

#### 2.2 Embedded SRAM

The SPC2168 has implemented 80KB (include XIP Cache) SRAM memory for code and data. The SRAM can be accessed (read/write) at CPU clock speed with 0 wait states. A 16KB storage unit can be used as XIP Cache or SRAM.

## 2.3 Embedded Flash memory

Up to 512 KB of embedded Flash memory is available for storing code and data.

## 2.4 Nested vectored interrupt controller (NVIC)

Each CPU in SPC2168 embeds a nested vectored interrupt controller able to handle up to 63 mask-able interrupt channels (not including the 16 interrupt lines of Cortex-M4) and 16 programmable priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Support for lazy-stacking
- Interrupt entry restored on interrupt exit with no instruction overhead

## 2.5 External interrupt/event controller

The SPC2168 provides a flexible external pin interrupt or event trigger mechanism. Any GPIO pin can be programmed as an external interrupt or event trigger source. In addition, any GPIO interrupt can be configured as edge-triggered or level-triggered.

## 2.6 Power supply and Reset

The SPC2168 supports nominal 3.3V single power supply, which powers the IOs, internal voltage regulators and analog circuitry on chip. There are no special power-up sequencing requirements for the SPC2168.



The SPC2168 has a global reset pin as well as an integrated power-on reset (POR) circuitry. The POR circuitry guarantees all power-up reset sequence requirements and makes the device easy to use.

#### 2.7 Brown-out detector

The device features an embedded brown-out detector (BOD) that monitors the 3.3V/1.2V domain power supply and compare it to the programmable pre-set value. An interrupt or reset can be generate when voltage of the power domain is higher or drops below the pre-set value. The interrupt service routine then generate a warning message and/or put the MCU into a safe state. The BOD is enabled by software.

### 2.8 Clocks

System clock selection is performed on startup. The internal 32 MHz RC oscillator is selected by default upon reset. An external 1 - 66 MHz oscillator can be selected by the user.

The device implements a fractional phase-lock loop (PLL) for high frequency clock generation. The PLL can take the internal RC oscillator or external clock as the input reference clock. The output frequency covers from 25MHz to 200MHz.

Several clock dividers allow the configuration of the AHB, APB and the peripherals frequency. The maximum allowed frequency is 200MHz for AHB and 50 MHz for APB. See Figure 2 for details on the clock tree.

#### 2.9 Boot mode

The boot code is located in on-chip ROM memory. After reset, the ARM processor begins code execution from this ROM. The boot pin and TRSTn pin are used to select one of the two boot options:

- Boot from embedded Flash (boot pin = 1, TRSTn pin = X): the boot loader jumps to the embedded
   Flash and runs from the address at 0x1000 0000
- ISP mode (boot pin = 0, TRSTn pin = 0): the boot loader reprograms the embedded Flash by using UART. During the process, for chip with LQFP48 or QFN52 package, the GPIO38 is configured as UART\_TXD and the GPIO39 is configured as UART\_RXD; for chip with other packages, the GPIO44 is configured as UART\_TXD and the GPIO45 is configured as UART\_RXD.

Note 1: The boot pin can be configured as GPIO47. Be careful to use it in applications and can only be configured as output. Please make sure the pin level is high when the device is resetting, or the device will enter ISP mode.

Note 2: Whenever the boot pin is low, make sure the TRSTn pin is low, or the chip would enter engineering test mode and can't work normally.

## 2.10 General-purpose IOs (GPIOs)

The SPC2168 can be configured to support as many as 61 multi-purpose GPIO pins. Each GPIO pin can be configured by software as input, as output or as peripheral alternate function. It features:

• Each GPIO pin has configurable internal pull-up and pull-down resistors



Each GPIO pin has a programmable digital input deglitch filter

Note 1: Boot pin can be configured as GPIO47.

## 2.11 Direct memory access controller (DMAC)

The DMA controller in SPC2168 has 6 channels in total to manage memory access requests from one or more peripherals. It has an arbiter for handling the priority between DMA requests. The DMA controller is interconnected with DRAM through the AHB bus matrix as well as APB peripherals (UART and SSP) through AHB-to-APB bridge. It features:

- 6 independently configurable channels and each channel FIFO depth is 16 x 32 bits
- Programmable transfer type for each channel: memory-to-memory, memory-to-peripheral and peripheral-to-memory
- Programmable source and destination addresses: address increment, decrement, or no change.
- Single block transfer with configurable block size up to 4095 words (32 bits)
- 4 configurable hardware handshaking interfaces

#### 2.12 Mailbox

Mailbox completes messages communication between Main CPU and CAU. The Mailbox includes two message RAMs and two interrupt trigger units. The message RAMs are always mapped to both Main CPU and CAU memory spaces and can be accessed by byte, half-word and word. The size of each message RAM is 64 x 32 bits.

- CAU to Main CPU Message RAM
  - The CAU can use this block memory to pass data to the Main CPU. The block is both readable and writable by the CAU. This block is also readable by the Main CPU but writes by the Main CPU are ignored.
- Main CPU to CAU Message RAM
  - The Main CPU can use this block memory to pass data to the CAU. This message RAM is both readable and writable by the Main CPU. This block is also readable by the CAU but writes by the CAU are ignored.

The interrupt trigger units are used for event indication between the Main CPU and the CAU.

## 2.13 Timers and watchdogs

The SPC2168 device includes three general-purpose timers, two watchdog timers and two SysTick timers (one for each CPU).

#### **General-purpose timers**

The SPC2168 includes three identical 32-bit general-purpose timers. Each general-purpose timer consists of a 32-bit auto-reload down-counter. An interrupt would be generated when the counter reaches zero if it is enabled. When the counter reaches zero, the timer can also generate an ADCSOC event or a PWMSYNC event if they are enabled. The clock of general-purpose timer can be selected from internal RC oscillators, external oscillator or PLL clock. Besides, each general-purpose timer can



also capture external input as timer clock or enable signal.

#### Watchdogs

The SPC2168 implements two identical watchdogs. Each watchdog is based on a 32-bit down-counter, which can be clocked from internal RC oscillators, external oscillator or PLL clock. When the counter reaches the given time-out value, an interrupt or a reset can be generated. The watchdog counter can be frozen or free-running in debug mode.

#### **SysTick Timer**

This timer is dedicated for OS, but could also be used as a standard down-counter. It features:

- A 24-bit down-counter
- Auto-reload capability
- Mask-able system interrupt generation when the counter reaches 0

#### 2.14 **UART**

The SPC2168 has an UART module that are functionally compatible with the 16550A and 16750 industry standards. It features:

- Ability to add or delete standard asynchronous communication bits (start, stop and parity) in the serial data
- 5 8 data bits
- Even, odd or no parity detection
- One, one-and-a-half, or two stop bits generation
- Baud-rate generation up to 12.5 Mbps
- 64-byte transmit FIFO
- 64-byte receive FIFO
- Auto baud-rate detection

#### 2.15 I<sup>2</sup>C

The I<sup>2</sup>C bus interface complies with the common I<sup>2</sup>C protocol and can operate in standard mode (with data rates up to 100 Kb/s) and fast mode (with data rates up to 400 Kb/s). It features:

- Three speeds: Standard mode (100 Kb/s), Fast mode (400 Kb/s) and High-Speed mode (2 Mb/s)
- Clock synchronization
- Master or slave I<sup>2</sup>C operation
- 7- or 10-bit addressing
- 7- or 10-bit combined format transfers
- 16 x 32-bit deep transmit and receive buffers, respectively

#### 2.16 SPI

The SPI allows half/full-duplex, synchronous, serial communication with external devices. It features:

- Full-duplex synchronous transfers
- Master or slave operation



- 1 to 32-bit transfer frame format selection
- 50 Mbps maximum communication speed
- MSB-first data order
- Programmable clock polarity and phase
- Transmit and receive FIFOs

#### 2.17 ADC

One 14-bit analog-to-digital converter is embedded into SPC2168 and has up to 20 external channels. The temperature sensor, internal powers and PGA outputs can be selected as ADC input channels. These inputs are multiplexed. The ADC core has three independent built-in sample-and-hold (S/H). Each S/H has two input channels, which is suitable for differential sampling.

The events generated by the general-purpose timers and the PWM outputs can be internally connected to the ADC start trigger.

- 14-bit resolution
- 140 ns minimum conversion time and independent configurable sampling time
- Differential sampling
- Triple-sample and hold capability
- Simultaneous sampling and sequential sampling modes supported
- Full range analog input: 0 V to 3.65 V
- Reference voltage can be selected from internal or external
- Input short and disconnection detection for safety

Please see Table 21 for ADC characteristics.

## 2.18 Temperature sensor

The temperature sensor generates a voltage that varies linearly with temperature. It is internally connected to the ADC input channel, which is used to convert the sensor output voltage into a digital value.

#### 2.19 PGAs

Six flexible programmable gain amplifiers (PGAs) are embedded into SPC2168 and shares up to 20 channels. The temperature sensor and internal 1.2V power can be selected as a PGA input channels. These inputs are multiplexed. Each PGA outputs are connected to ADC input channel.

- Programmable gains
   Differential mode: 2, 4, 8, 16, 24, 32, 48, 64; Single-ended mode: 1, 2, 4, 8, 12, 16, 24, 32.
- Settling time: 400 ns to 800 ns

Please see Table 22 for PGA characteristics.

## 2.20 Analog comparators

The SPC2168 has sixteen high-speed comparators. Each comparator use the internal DAC as reference



for monitoring PGA inputs or outputs. Two comparators are designed for each PGA: one is monitoring too-high voltage, the other is monitoring too-low voltage. The extra two pairs of comparators are reserved for additional applications. The comparator output is routed to the PWM Trip-Zone modules. Additionally, each comparator can implement the phase comparison for motor commutation. The detail channel selection can be referred to Technical Reference Manual.

- 50 ns typical response
- Programmable hysteresis
- · Output with digital deglitch filter
- Phase comparison

Please see Table 23 and Table 24 for analog comparator and DAC characteristics.

#### 2.21 **PWMs**

The SPC2168 integrates eight PWM modules and supports 16 PWM channels. Without much involvement of processor core, the PWMs can generate complex pulse width waveforms.

Each PWM module supports the following features:

- Dedicated 16-bit time-base counter with period and frequency control
- Each PWM module can generate two outputs with single-edge operation, dual-edge symmetric operation or dual-edge asymmetric operation
- All events can trigger both CPU interrupts and ADC start of conversion
- Programmable phase-control support for lag or lead operation relative to other PWM modules
- Dead-band generation with independent rising and falling edge delay control
- Programmable trip zone allocation of both cycle-by-cycle trip and one-shot trip on fault conditions
- A trip condition can force either high, low, or high-impedance state logic levels at PWM outputs
- Comparator module outputs and trip zone inputs can generate events, filtered events, or trip conditions

## 2.22 ECAP

The enhanced capture (ECAP) module is essential in systems where accurate timing of external events is important. The SPC2168 has implemented an ECAP module with following features:

- Flexible input capture pin: each GPIO can be configured as capture pin
- 32-bit time base counter
- 4 x 32-bit time-stamp capture registers
- 4-stage sequencer that is synchronized to external events
- Independent edge polarity (rising/falling edge) selection for all 4 events
- Interrupt capabilities on any of the 4 capture events

## 2.23 Cyclic redundancy check (CRC)

The SPC2168 has a hardware CRC calculation unit. The CRC module is used to verify data transmission or storage integrity. It features:

• 32-bit parallel bit stream input, and up to 32-bit CRC output



- Supports up to 2<sup>32</sup> byte length for CRC calculation
- Five CRC standard polynomials supported

## 2.24 Advanced encryption standard (AES) engine

The AES engine provides fast hardware encryption and decryption services. The main features are as follows:

- Supports as many as six block cipher modes: ECB, CBC, CTR, CCM\*, MMO, and Bypass
- Supports 128-, 192-, and 256-bits key size
- Error indication for each block cipher mode
- Separate 4 x 32-bit input and output FIFOs

## 2.25 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded and is a combined JTAG and serial wire debug port. The SWJ-DP interface enables either a serial wire debug or a JTAG probe to be connected to the target. The debug port can be disabled when enabling SPC2168 certain security feature. Dual SWD interfaces can be enabled for ease of the main CPU and CAU co-debug.

#### 2.26 SIO

SIO is a Spintrol patented technology. It has programmable capability which can convert the SIO block into pre-defined communication module. Currently the SIO can be used as UART, SPI, I2C and CAN once it is programmed through initialization. There will be more features added in short time. In SPC2168, three SIO blocks has been implemented.



## 3 Pinouts and pin description

## 3.1 LQFP80

Figure 3. SPC2168 LQFP80 pinout GPIO48/TCK/SWCK BBOT/GPI047 GPIO50/TDI | GPIO46 | GPIO45 GPIO44 GPIO43 GPIO42 GPIO41 GPIO56 GPIO40 GPIO57 59 GPIO39 GPIO58 58 GPIO38 GPIO59 57 DVSS GPIO60 56 DVDD 55 GPIO61 GPIO37 DVDD GPIO36 DVSS GPIO35 ADCO/GPIO0 52 GPIO34 ADC1/GPIO1 10 LQFP80 51 GPIO33 ADC2/GPIO2 GPIO32 ADC3/GPIO3 12 49 GPIO31 ADC4/GPIO4 13 GPIO30 48 ADC5/GPIO5 14 47 DVSS AVSS 15 DVDD AVDD 16 45 GPIO29 ADC6/GPIO6 17 GPIO28 44 GPIO27 ADC7/GPIO7 43 ADC8/GPIO8 42 GPIO26 ADC9/GPIO9 41 GPIO25 ADC11/GPI011 [
ADC12/GPI012 [
ADC13/GPI013 [
ADC14/GPI014 [
ADC15/GPI015 [ ADC16/GPI016 | ADC17/GPI017 | ADC18/GPI018 | ADC18/ ADC19/GPIO19 DVSS VCAP12 AVSS [ DVDD GPIO20 AVDD GPI021

- (1) The above figure shows the package top view.
- (2) Note: there is no need to connect the two VCAP12 pins on the PCB boards.
- (3) Note: when TRSTn is HIGH, GPIO48 ~ GPIO51 pins work as Debug interface and can't be configured as other functions.

Type<sup>(1)</sup> Pin Signal Description **GPIO56** 1/0 General-purpose input/output 56 PWM4A 1 0 PWM4 output A SIO2\_12 1/0 SIO2 input/output 12 GPIO57 1/0 General-purpose input/output 57 PWM5A 0 PWM5 output A 2 PWM4B 0 PWM4 output B 1/0 SIO2 input/output 13 SIO2\_13

Table 2. SPC2168 LQFP80 pin definitions



Table 2. SPC2168 LQFP80 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO58	1/0	General-purpose input/output 58
3	PWM6A	0	PWM6 output A
	PWM5A	0	PWM5 output A
	SIO2_14	I/O	SIO2 input/output 14
	GPIO59	I/O	General-purpose input/output 59
	PWM4B	0	PWM4 output B
4	PWM5B	0	PWM5 output B
	SIO2_15	1/0	SIO2 input/output 15
	GPIO60	1/0	General-purpose input/output 60
_	PWM5B	0	PWM5 output B
5	PWM6A	0	PWM6 output A
	SIO2_16	1/0	SIO2 input/output 16
	GPIO61	1/0	General-purpose input/output 61
6	PWM6B	0	PWM6 output B
	SIO2_17	1/0	SIO2 input/output 17
7	DVDD	S	Digital power, add 0.1uF bypass ceramic cap to DVSS
8	DVSS	S	Digital ground
	GPIO0	I/O	General-purpose input/output 0
9	ADC0	AI	ADC channel 0 input
9	СОМРОН	0	Comparator COMPOH result output
	SIO0_0	1/0	SIO0 input/output 0
	GPIO1	1/0	General-purpose input/output 1
10	ADC1	AI	ADC channel 1 input
10	COMPOL	0	Comparator COMPOL result output
	SIO0_1	1/0	SIO0 input/output 1
	GPIO2	1/0	General-purpose input/output 2
11	ADC2	AI	ADC channel 2 input
11	COMP1H	0	Comparator COMP1H result output
	SIO0_2	1/0	SIO0 input/output 2
	GPIO3	1/0	General-purpose input/output 3
12	ADC3	Al	ADC channel 3 input
12	COMP1L	0	Comparator COMP1L result output
	SIO0_3	1/0	SIO0 input/output 3
	GPIO4	1/0	General-purpose input/output 4
13	ADC4	AI	ADC channel 4 input
	СОМР2Н	0	Comparator COMP2H result output
	SIOO_4	I/O	SIO0 input/output 4
	GPIO5	I/O	General-purpose input/output 5
14	ADC5	Al	ADC channel 5 input
14	COMP2L	0	Comparator COMP2L result output
	SIO0_5	I/O	SIO0 input/output 5



Table 2. SPC2168 LQFP80 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
15	AVSS	S	Analog ground
16	AVDD	S	Analog power, add 4.7uF and 0.1uF bypass ceramic cap to AVSS
	GPIO6	1/0	General-purpose input/output 6
17	ADC6	Al	ADC channel 6 input
	SIO0_6	1/0	SIO0 input/output 6
	GPIO7	1/0	General-purpose input/output 7
18	ADC7	Al	ADC channel 7 input
	SIO0_7	1/0	SIO0 input/output 7
	GPIO8	1/0	General-purpose input/output 8
19	ADC8	Al	ADC channel 8 input
	SIO0_8	1/0	SIO0 input/output 8
	GPIO9	1/0	General-purpose input/output 9
20	ADC9	Al	ADC channel 9 input
	SIO0_9	1/0	SIO0 input/output 9
	GPIO10	1/0	General-purpose input/output 10
21	ADC10	Al	ADC channel 10 input
21	СОМРЗН	0	Comparator COMP3H result output
	SIO0_10	1/0	SIO0 input/output 10
	GPIO11	1/0	General-purpose input/output 11
	ADC11	Al	ADC channel 11 input
22	COMP3L	0	Comparator COMP3L result output
	DCLK	0	Clock output from CLKDET module for monitoring
	SIO0_11	1/0	SIO0 input/output 11
	GPIO12	1/0	General-purpose input/output 12
23	ADC12	Al	ADC channel 12 input
23	СОМР4Н	0	Comparator COMP4H result output
	SIO0_12	1/0	SIO0 input/output 12
	GPIO13	I/O	General-purpose input/output 13
24	ADC13	AI	ADC channel 13 input
24	COMP4L	0	Comparator COMP4L result output
	SIO0_13	I/O	SIO0 input/output 13
	GPIO14	I/O	General-purpose input/output 14
25	ADC14	Al	ADC channel 14 input
25	СОМР5Н	0	Comparator COMP5H result output
	SIO0_14	I/O	SIO0 input/output 14
	GPIO15	I/O	General-purpose input/output 15
26	ADC15	AI	ADC channel 15 input
20	COMP5L	0	Comparator COMP5L result output
	SIO0_15	1/0	SIO0 input/output 15



Table 2. SPC2168 LQFP80 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
27	AVDD	S	Analog power, add 4.7uF and 0.1uF bypass ceramic cap to AVSS
28	AVSS	S	Analog ground
	GPIO16	1/0	General-purpose input/output 16
	ADC16	Al	ADC channel 16 input
29	СОМР6Н	0	Comparator COMP6H result output
	SIO0_16	I/O	SIO0 input/output 16
	GPIO17	I/O	General-purpose input/output 17
20	ADC17	Al	ADC channel 17 input
30	COMP6L	0	Comparator COMP6L result output
	SIO0_17	1/0	SIO0 input/output 17
	GPIO18	1/0	General-purpose input/output 18
31	ADC18	Al	ADC channel 18 input
31	СОМР7Н	0	Comparator COMP7H result output
	SIO0_0	1/0	SIO0 input/output 0
	GPIO19	1/0	General-purpose input/output 19
32	ADC19	Al	ADC channel 19 input
32	COMP7L	0	Comparator COMP7L result output
	SIO0_1	I/O	SIO0 input/output 1
33	DVSS	S	Digital ground
34	VCAP12	S	1.2V power, add 2.2uF bypass ceramic cap to DVSS
35	DVDD	S	Digital power, add 4.7uF and 0.1uF ceramic cap to DVSS
	GPIO20	1/0	General-purpose input/output 20
	XIN	Al	External oscillator input
	SPI_SCLK	1/0	SPI clock input/output
36	I2C_SCL	1/0	I <sup>2</sup> C clock
	UART_TXD	0	UART transmit data
	PWMSYNCO	0	PWMSYNCO signal output for monitoring
	SIO0_2	1/0	SIO0 input/output 2
	GPIO21	I/O	General-purpose input/output 21
	XIO	AI/O	External oscillator input or output
	SPI_SFRM	I/O	SPI frame signal
37	I2C_SDA	I/O	I <sup>2</sup> C data
	UART_RXD	I	UART receive data
	PWMSOC <sup>(2)</sup>	0	PWM SOC signal output for monitoring
	SIO0_3	I/O	SIO0 input/output 3
	GPIO22	I/O	General-purpose input/output 22
38	SPI_MOSI	I/O	SPI master output, slave input
	SPI_MISO	I/O	SPI master input, slave output
	SIO0_4	I/O	SIO0 input/output 4



Table 2. SPC2168 LQFP80 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO23	I/O	General-purpose input/output 23
20	SPI_MISO	I/O	SPI master input, slave output
39	SPI_MOSI	I/O	SPI master output, slave input
	SIO0_5	I/O	SIO0 input/output 5
	GPIO24	I/O	General-purpose input/output 24
40	СОМРОН	0	Comparator COMPOH result output
40	PWM1A	0	PWM1 output A
	SIO0_6	1/0	SIO0 input/output 6
	GPIO25	I/O	General-purpose input/output 25
	COMPOL	0	Comparator COMPOL result output
41	PWM2A	0	PWM2 output A
	PWM1B	0	PWM1 output B
	SIO0_7	I/O	SIO0 input/output 7
	GPIO26	I/O	General-purpose input/output 26
	COMP1H	0	Comparator COMP1H result output
42	PWM3A	0	PWM3 output A
	PWM2A	0	PWM2 output A
	SIO1_0	I/O	SIO1 input/output 0
	GPIO27	I/O	General-purpose input/output 27
	COMP1L	0	Comparator COMP1L result output
43	PWM1B	0	PWM1 output B
	PWM2B	0	PWM2 output B
	SIO1_1	I/O	SIO1 input/output 1
	GPIO28	I/O	General-purpose input/output 28
	СОМР2Н	0	Comparator COMP2H result output
44	PWM2B	0	PWM2 output B
	PWM3A	0	PWM3 output A
	SIO1_2	I/O	SIO1 input/output 2
	GPIO29	I/O	General-purpose input/output 29
45	COMP2L	0	Comparator COMP2L result output
13	PWM3B	0	PWM3 output B
	SIO1_3	I/O	SIO1 input/output 3
46	DVDD	S	Digital power, add 0.1uF bypass ceramic cap to DVSS
47	DVSS	S	Digital ground
	GPIO30	I/O	General-purpose input/output 30
48	I2C_SCL	I/O	I <sup>2</sup> C clock
	SIO1_4	I/O	SIO1 input/output 4
	GPIO31	I/O	General-purpose input/output 31
49	I2C_SDA	I/O	I <sup>2</sup> C data
	SIO1_5	I/O	SIO1 input/output 5



Table 2. SPC2168 LQFP80 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO32	I/O	General-purpose input/output 32
50	СОМРЗН	0	Comparator COMP3H result output
	PWM4A	0	PWM4 output A
	PWMSYNCO	0	PWMSYNCO signal output for monitoring
	SIO1_6	1/0	SIO1 input/output 6
	GPIO33	I/O	General-purpose input/output 33
	COMP3L	0	Comparator COMP3L result output
51	PWM5A	0	PWM5 output A
31	PWM4B	0	PWM4 output B
	PWMSOC <sup>(2)</sup>	0	PWM SOC signal output for monitoring
	SIO1_7	I/O	SIO1 input/output 7
	GPIO34	I/O	General-purpose input/output 34
	СОМР4Н	0	Comparator COMP4H result output
52	PWM0A	0	PWM0 output A
32	PWM6A	0	PWM6 output A
	PWM5A	0	PWM5 output A
	SIO1_8	I/O	SIO1 input/output 8
	GPIO35	1/0	General-purpose input/output 35
	COMP4L	0	Comparator COMP4L result output
53	PWM0B	0	PWM0 output B
33	PWM4B	0	PWM4 output B
	PWM5B	0	PWM5 output B
	SIO1_9	1/0	SIO1 input/output 9
	GPIO36	1/0	General-purpose input/output 36
	СОМР5Н	0	Comparator COMP5H result output
54	PWM7A	0	PWM7 output A
34	PWM5B	0	PWM5 output B
	PWM6A	0	PWM6 output A
	SIO1_10	1/0	SIO1 input/output 10
	GPIO37	1/0	General-purpose input/output 37
	COMP5L	0	Comparator COMP5L result output
55	PWM7B	0	PWM7 output B
	PWM6B	0	PWM6 output B
	SIO1_11	I/O	SIO1 input/output 11
56	DVDD	S	Digital power, add 0.1uF bypass ceramic cap to DVSS
57	DVSS	S	Digital ground



Table 2. SPC2168 LQFP80 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO38	1/0	General-purpose input/output 38
	SPI SCLK	I/O	SPI clock input/output
58	UART_TXD	0	UART transmit data
	UART_RXD	I	UART receive data
	PWMSOCA	0	PWM SOCA signal output for monitoring
	SIO1_12	1/0	SIO1 input/output 12
	GPIO39	I/O	General-purpose input/output 39
	SPI_SFRM	I/O	SPI frame signal
F0	UART_RXD	I	UART receive data
59	UART_TXD	0	UART transmit data
	PWMSOCB	0	PWM SOCB signal output for monitoring
	SIO1_13	1/0	SIO1 input/output 13
	GPIO40	I/O	General-purpose input/output 40
	SPI_MOSI	I/O	SPI master output, slave input
60	SPI_MISO	I/O	SPI master input, slave output
00	I2C_SCL	I/O	I <sup>2</sup> C clock
	PWMSOCC	0	PWM SOCC signal output for monitoring
	SIO1_14	1/0	SIO1 input/output 14
	GPIO41	1/0	General-purpose input/output 41
	SPI_MISO	1/0	SPI master input, slave output
61	SPI_MOSI	1/0	SPI master output, slave input
01	I2C_SDA	1/0	I <sup>2</sup> C data
	PWMSYNCO	0	PWMSYNCO signal output for monitoring
	SIO1_15	1/0	SIO1 input/output 15
	GPIO42	1/0	General-purpose input/output 42
	I2C_SCL	1/0	I <sup>2</sup> C clock
62	СОМР6Н	0	Comparator COMP6H result output
	SPI_SCLK	1/0	SPI clock input/output
	SIO1_16	1/0	SIO1 input/output 16
	GPIO43	I/O	General-purpose input/output 43
	I2C_SDA	I/O	I <sup>2</sup> C data
63	COMP6L	0	Comparator COMP6L result output
	SPI_SFRM	I/O	SPI frame signal
	SIO1_17	1/0	SIO1 input/output 17
	GPIO44	1/0	General-purpose input/output 44
	UART_TXD	0	UART transmit data
	UART_RXD	I	UART receive data
64	СОМР7Н	0	Comparator COMP7H result output
	SPI_MOSI	I/O	SPI master output, slave input
	SPI_MISO	I/O	SPI master input, slave output
	SIO2_0	I/O	SIO2 input/output 0



Table 2. SPC2168 LQFP80 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description		
	GPIO45	1/0	General-purpose input/output 45		
	UART_RXD	I	UART receive data		
	UART_TXD	0	UART transmit data		
65	COMP7L	0	Comparator COMP7L result output		
	SPI_MISO	1/0	SPI master input, slave output		
	SPI_MOSI	1/0	SPI master output, slave input		
	SIO2_1	1/0	SIO2 input/output 1		
66	GPIO46	1/0	General-purpose input/output 46		
00	SIO2_2	1/0	SIO2 input/output 2		
67	BOOT (GPIO47)	1/0	Boot pin (General-purpose input/output 47)		
67	SIO2_3	1/0	SIO2 input/output 3		
68	XRSTn	I	Device reset pin, reset the device when low		
69	TRSTn	I	JTAG reset pin, reset the JTAG when low		
	GPIO48	I/O	General-purpose input/output 48		
	TCK/SWCK	I	JTAG clock or SWD clock		
	СОМРОН	0	Comparator COMPOH result output		
70	СОМРЗН	0	Comparator COMP3H result output		
	SIO2_4	1/0	SIO2 input/output 4		
	Note: when TRSTn is HIGH, this pin always works as TCK/SWCK and can't be configured as				
	other functions.				
	GPIO49	1/0	General-purpose input/output 49		
	TMS/SWD	I/O	JTAG mode select or SWD data		
	COMPOL	0	Comparator COMPOL result output		
71	COMP3L	0	Comparator COMP3L result output		
	SIO2_5	1/0	SIO2 input/output 5		
	Note: when TRST	n is HIGH,	this pin always works as TMS/SWD and can't be configured as		
	other functions.				
	GPIO50	I/O	General-purpose input/output 50		
	TDI	I	JTAG data input		
	SWCK(CAU)	I	SWD clock for CAU		
72	COMP1H	0	Comparator COMP1H result output		
, ,	СОМР4Н	0	Comparator COMP4H result output		
	SIO2_6	1/0	SIO2 input/output 6		
			, this pin always works as TDI or SWCK(CAU) and can't be		
	configured as oth	er functio	ns.		



Table 2. SPC2168 LQFP80 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO51	I/O	General-purpose input/output 51
	TDO	0	JTAG data output
	SWD(CAU)	1/0	SWD data for CAU
73	COMP1L	0	Comparator COMP1L result output
/3	COMP4L	0	Comparator COMP4L result output
	SIO2_7	1/0	SIO2 input/output 7
	Note: when TRST	n is HIGH	, this pin always works as TDO or SWD(CAU) and can't be
	configured as oth	er functio	ns.
	GPIO52	I/O	General-purpose input/output 52
	PWM0A	0	PWM0 output A
74	СОМР2Н	0	Comparator COMP2H result output
	СОМР5Н	0	Comparator COMP5H result output
	SIO2_8	I/O	SIO2 input/output 8
	GPIO53	I/O	General-purpose input/output 53
	PWM0B	0	PWM0 output B
75	COMP2L	0	Comparator COMP2L result output
	COMP5L	0	Comparator COMP5L result output
	SIO2_9	I/O	SIO2 input/output 9
	GPIO54	I/O	General-purpose input/output 54
76	PWM7A	0	PWM7 output A
70	PWM4A	0	PWM4 output A
	SIO2_10	I/O	SIO2 input/output 10
	GPIO55	I/O	General-purpose input/output 55
	PWM7B	0	PWM7 output B
77	PWM5A	0	PWM5 output A
	PWM4B	0	PWM4 output B
	SIO2_11	I/O	SIO2 input/output 11
78	DVDD	S	Digital power, add 0.1uF bypass ceramic cap to DVSS
79	VCAP12	S	1.2V power, add 0.1uF bypass ceramic cap to DVSS
80	DVSS	S	Digital ground

<sup>(1)</sup> I = digital input, O = digital output, AI = analog input, AO = analog out, S = supply.

<sup>(2)</sup> PWMSOC signal is logic OR of PWMSOCA, PWMSOCB and PWMSOCC signal.

<sup>(3)</sup> All GPIO pins can be configured as ECAP input or output.



#### 3.2 LQFP64

GPIO48/TCK/SWCK GPIO49/TMS/SWD BOOT/GPI047 ☐ GPIO51/TD0 GPIO50/TDI GP1045 GP1044 ☐ GP1056 ☐ GPI057 ☐ XRSTn TRSTn DVDD DVSS GP1058 □ ☐ GPIO41 GPIO59 □ 47 GPIO40 GPIO60 □ 46 ■ GPIO39 GPIO61 □ 45 GPIO38 DVDD 🗆 44 GPIO37 DVSS 🗆 43 GPIO36 GPIO0/ADC0 GPIO35 42 ☐ GPIO34 GPIO1/ADC1 41 LQFP64 GPIO33 GPIO2/ADC2 □ 40 39 GPIO32 GPIO3/ADC3 10 11 38 ■ GPIO29 GPIO4/ADC4 GPIO5/ADC5 37 GPIO28 12 AVSS 🖂 13 36 ☐ GPIO27 AVDD 🖂 14 35 \_\_\_ GPIO26 GPIO8/ADC8 15 34 GPIO25 33 GPIO24 GPIO9/ADC9 16 26 23 GPIO10/ADC10 AVDD [ AVSS [ GPIO16/ADC16 DVSS [ VCAP12 DVDD [ GPI012/ADC12 | GPI013/ADC13 | GPIO15/ADC15 | GPI017/ADC17 GPI011/ADC11 GPIO14/ADC14 GPI018/ADC18

Figure 4. SPC2168 LQFP64 pinout

- (1) The figure above shows the package top view.
- (2) Note: there is no need to connect the two VCAP12 pins on the PCB boards.
- (3) Note: when TRSTn is HIGH, GPIO48 ~ GPIO51 pins work as Debug interface and can't be configured as other functions.

SPC2168 LQFP64 pin definitions Table 3.

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO58	1/0	General-purpose input/output 58
1	PWM6A	0	PWM6 output A
1	PWM5A	0	PWM5 output A
	SIO2_14	1/0	SIO2 input/output 14
	GPIO59	1/0	General-purpose input/output 59
2	PWM4B	0	PWM4 output B
2	PWM5B	0	PWM5 output B
	SIO2_15	1/0	SIO2 input/output 15
	GPIO60	1/0	General-purpose input/output 60
3	PWM5B	0	PWM5 output B
3	PWM6A	0	PWM6 output A
	SIO2_16	1/0	SIO2 input/output 16



Table 3. SPC2168 LQFP64 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO61	1/0	General-purpose input/output 61
4	PWM6B	0	PWM6 output B
	SIO2_17	I/O	SIO2 input/output 17
5	DVDD	S	Digital power, add 0.1uF bypass ceramic cap to DVSS
6	DVSS	S	Digital ground
	GPIO0	I/O	General-purpose input/output 0
_	ADC0	Al	ADC channel 0 input
7	СОМРОН	0	Comparator COMP0H result output
	SIO0_0	I/O	SIO0 input/output 0
	GPIO1	I/O	General-purpose input/output 1
	ADC1	Al	ADC channel 1 input
8	COMP0L	0	Comparator COMPOL result output
	SIO0_1	I/O	SIO0 input/output 1
	GPIO2	I/O	General-purpose input/output 2
9	ADC2	Al	ADC channel 2 input
9	COMP1H	0	Comparator COMP1H result output
	SIO0_2	1/0	SIO0 input/output 2
	GPIO3	1/0	General-purpose input/output 3
10	ADC3	Al	ADC channel 3 input
10	COMP1L	0	Comparator COMP1L result output
	SIO0_3	I/O	SIO0 input/output 3
	GPIO4	I/O	General-purpose input/output 4
11	ADC4	Al	ADC channel 4 input
11	СОМР2Н	0	Comparator COMP2H result output
	SIO0_4	I/O	SIO0 input/output 4
	GPIO5	I/O	General-purpose input/output 5
12	ADC5	Al	ADC channel 5 input
12	COMP2L	0	Comparator COMP2L result output
	SIO0_5	I/O	SIO0 input/output 5
13	AVSS	S	Analog ground
14	AVDD	S	Analog power, add 4.7uF and 0.1uF bypass ceramic cap to AVSS
	GPIO8	I/O	General-purpose input/output 8
15	ADC8	Al	ADC channel 8 input
	SIOO_8	I/O	SIO0 input/output 8
	GPIO9	I/O	General-purpose input/output 9
16	ADC9	Al	ADC channel 9 input
	SIO0_9	I/O	SIO0 input/output 9
	GPIO10	I/O	General-purpose input/output 10
17	ADC10	Al	ADC channel 10 input
1′	СОМРЗН	0	Comparator COMP3H result output
	SIO0_10	I/O	SIO0 input/output 10



Table 3. SPC2168 LQFP64 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO11	I/O	General-purpose input/output 11
	ADC11	Al	ADC channel 11 input
18	COMP3L	0	Comparator COMP3L result output
	DCLK	0	Clock output from CLKDET module for monitoring
	SIO0_11	I/O	SIO0 input/output 11
	GPIO12	I/O	General-purpose input/output 12
40	ADC12	Al	ADC channel 12 input
19	СОМР4Н	0	Comparator COMP4H result output
	SIO0_12	I/O	SIO0 input/output 12
	GPIO13	I/O	General-purpose input/output 13
20	ADC13	Al	ADC channel 13 input
20	COMP4L	0	Comparator COMP4L result output
	SIO0_13	I/O	SIO0 input/output 13
	GPIO14	I/O	General-purpose input/output 14
24	ADC14	Al	ADC channel 14 input
21	СОМР5Н	0	Comparator COMP5H result output
	SIO0_14	I/O	SIO0 input/output 14
	GPIO15	I/O	General-purpose input/output 15
22	ADC15	Al	ADC channel 15 input
22	COMP5L	0	Comparator COMP5L result output
	SIO0_15	I/O	SIO0 input/output 15
23	AVDD	S	Analog power, add 4.7uF and 0.1uF bypass ceramic cap to AVSS
24	AVSS	S	Analog ground
	GPIO16	I/O	General-purpose input/output 16
25	ADC16	Al	ADC channel 16 input
25	СОМР6Н	0	Comparator COMP6H result output
	SIO0_16	I/O	SIO0 input/output 16
	GPIO17	I/O	General-purpose input/output 17
26	ADC17	Al	ADC channel 17 input
20	COMP6L	0	Comparator COMP6L result output
	SIO0_17	I/O	SIO0 input/output 17
	GPIO18	I/O	General-purpose input/output 18
27	ADC18	Al	ADC channel 18 input
21	СОМР7Н	0	Output of comparator 7 of high-voltage
	SIOO_0	I/O	SIO0 input/output 0
28	DVSS	S	Digital ground
29	VCAP12	S	1.2V power, add 2.2uF bypass ceramic cap to DVSS
30	DVDD	S	Digital power, add 4.7uF and 0.1uF ceramic cap to DVSS



Table 3. SPC2168 LQFP64 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO20	1/0	General-purpose input/output 20
	XIN	Al	External oscillator input
	SPI_SCLK	1/0	SPI clock input/output
31	I2C_SCL	1/0	I <sup>2</sup> C clock
	UART_TXD	0	UART transmit data
	PWMSYNCO	0	PWMSYNCO signal output for monitoring
	SIO0_2	1/0	SIO0 input/output 2
	GPIO21	1/0	General-purpose input/output 21
	XIO	AI/O	External oscillator input or output
	SPI_SFRM	1/0	SPI frame signal
32	I2C_SDA	1/0	I <sup>2</sup> C data
	UART_RXD	1	UART receive data
	PWMSOC <sup>(2)</sup>	0	PWM SOC signal output for monitoring
	SIO0_3	1/0	SIO0 input/output 3
	GPIO24	1/0	General-purpose input/output 24
22	СОМРОН	0	Comparator COMPOH result output
33	PWM1A	0	PWM1 output A
	SIO0_6	1/0	SIO0 input/output 6
	GPIO25	1/0	General-purpose input/output 25
	COMPOL	0	Comparator COMPOL result output
34	PWM2A	0	PWM2 output A
	PWM1B	0	PWM1 output B
	SIO0_7	1/0	SIO0 input/output 7
	GPIO26	1/0	General-purpose input/output 26
	COMP1H	0	Comparator COMP1H result output
35	PWM3A	0	PWM3 output A
	PWM2A	0	PWM2 output A
	SIO1_0	1/0	SIO1 input/output 0
	GPIO27	1/0	General-purpose input/output 27
	COMP1L	0	Comparator COMP1L result output
36	PWM1B	0	PWM1 output B
	PWM2B	0	PWM2 output B
	SIO1_1	1/0	SIO1 input/output 1
	GPIO28	1/0	General-purpose input/output 28
	СОМР2Н	0	Comparator COMP2H result output
37	PWM2B	0	PWM2 output B
	PWM3A	0	PWM3 output A
	SIO1_2	1/0	SIO1 input/output 2



Table 3. SPC2168 LQFP64 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO29	I/O	General-purpose input/output 29
38	COMP2L	0	Comparator COMP2L result output
	PWM3B	0	PWM3 output B
	SIO1_3	I/O	SIO1 input/output 3
	GPIO32	I/O	General-purpose input/output 32
	СОМРЗН	0	Comparator COMP3H result output
39	PWM4A	0	PWM4 output A
	PWMSYNCO	0	PWMSYNCO signal output for monitoring
	SIO1_6	1/0	SIO1 input/output 6
	GPIO33	1/0	General-purpose input/output 33
	COMP3L	0	Comparator COMP3L result output
40	PWM5A	0	PWM5 output A
40	PWM4B	0	PWM4 output B
	PWMSOC <sup>(2)</sup>	0	PWM SOC signal output for monitoring
	SIO1_7	I/O	SIO1 input/output 7
	GPIO34	1/0	General-purpose input/output 34
	СОМР4Н	0	Comparator COMP4H result output
41	PWM0A	0	PWM0 output A
41	PWM6A	0	PWM6 output A
	PWM5A	0	PWM5 output A
	SIO1_8	I/O	SIO1 input/output 8
	GPIO35	I/O	General-purpose input/output 35
	COMP4L	0	Comparator COMP4L result output
42	PWM0B	0	PWM0 output B
42	PWM4B	0	PWM4 output B
	PWM5B	0	PWM5 output B
	SIO1_9	1/0	SIO1 input/output 9
	GPIO36	1/0	General-purpose input/output 36
	СОМР5Н	0	Comparator COMP5H result output
43	PWM7A	0	PWM7 output A
43	PWM5B	0	PWM5 output B
	PWM6A	0	PWM6 output A
	SIO1_10	I/O	SIO1 input/output 10
	GPIO37	I/O	General-purpose input/output 37
	COMP5L	0	Comparator COMP5L result output
44	PWM7B	0	PWM7 output B
	PWM6B	0	PWM6 output B
	SIO1_11	1/0	SIO1 input/output 11



Table 3. SPC2168 LQFP64 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO38	1/0	General-purpose input/output 38
	SPI SCLK	I/O	SPI clock input/output
	UART_TXD	0	UART transmit data
45	UART_RXD	I	UART receive data
	PWMSOCA	0	PWM SOCA signal output for monitoring
	SIO1_12	1/0	SIO1 input/output 12
	GPIO39	1/0	General-purpose input/output 39
	SPI_SFRM	I/O	SPI frame signal
4.5	UART_RXD	I	UART receive data
46	UART_TXD	0	UART transmit data
	PWMSOCB	0	PWM SOCB signal output for monitoring
	SIO1_13	I/O	SIO1 input/output 13
	GPIO40	1/0	General-purpose input/output 40
	SPI_MOSI	1/0	SPI master output, slave input
47	SPI_MISO	1/0	SPI master input, slave output
47	I2C_SCL	1/0	I <sup>2</sup> C clock
	PWMSOCC	0	PWM SOCC signal output for monitoring
	SIO1_14	I/O	SIO1 input/output 14
	GPIO41	I/O	General-purpose input/output 41
	SPI_MISO	I/O	SPI master input, slave output
48	SPI_MOSI	I/O	SPI master output, slave input
40	I2C_SDA	1/0	I <sup>2</sup> C data
	PWMSYNCO	0	PWMSYNCO signal output for monitoring
	SIO1_15	1/0	SIO1 input/output 15
	GPIO42	1/0	General-purpose input/output 42
	I2C_SCL	1/0	I <sup>2</sup> C clock
49	СОМР6Н	0	Comparator COMP6H result output
	SPI_SCLK	I/O	SPI clock input/output
	SIO1_16	I/O	SIO1 input/output 16
	GPIO43	I/O	General-purpose input/output 43
	I2C_SDA	I/O	I <sup>2</sup> C data
50	COMP6L	0	Comparator COMP6L result output
	SPI_SFRM	I/O	SPI frame signal
	SIO1_17	I/O	SIO1 input/output 17
	GPIO44	1/0	General-purpose input/output 44
	UART_TXD	0	UART transmit data
	UART_RXD	I	UART receive data
51	СОМР7Н	0	Comparator COMP7H result output
	SPI_MOSI	I/O	SPI master output, slave input
	SPI_MISO	I/O	SPI master input, slave output
	SIO2_0	I/O	SIO2 input/output 0



Table 3. SPC2168 LQFP64 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description		
	GPIO45	1/0	General-purpose input/output 45		
	UART_RXD	I	UART receive data		
	UART_TXD	0	UART transmit data		
52	COMP7L	0	Comparator COMP7L result output		
	SPI_MISO	1/0	SPI master input, slave output		
	SPI_MOSI	1/0	SPI master output, slave input		
	SIO2_1	1/0	SIO2 input/output 1		
F2	BOOT (GPIO47)	1/0	Boot pin (General-purpose input/output 47)		
53	SIO2_3	1/0	SIO2 input/output 3		
54	DVDD	S	Digital power, add 0.1uF bypass ceramic cap to DVSS		
55	DVSS	S	Digital ground		
56	VCAP12	S	1.2V power, add 0.1uF bypass ceramic cap to DVSS		
57	XRSTn	I	Device reset pin, reset the device when low		
58	TRSTn	I	JTAG reset pin, reset the JTAG when low		
	GPIO48	1/0	General-purpose input/output 48		
	TCK/SWCK	I	JTAG clock or SWD clock		
	СОМРОН	0	Comparator COMPOH result output		
59	СОМРЗН	0	Comparator COMP3H result output		
	SIO2_4	I/O	SIO2 input/output 4		
	Note: when TRSTn is HIGH, this pin always works as TCK/SWCK and can't be configured as				
	other functions.				
	GPIO49	1/0	General-purpose input/output 49		
	TMS/SWD	I/O	JTAG mode select or SWD data		
	COMPOL	0	Comparator COMPOL result output		
60	COMP3L	0	Comparator COMP3L result output		
	SIO2_5	I/O	SIO2 input/output 5		
	Note: when TRSTn is HIGH, this pin always works as TMS/SWD and can't be configured as				
	other functions.	ı			
	GPIO50	1/0	General-purpose input/output 50		
	TDI	I	JTAG data input		
	SWCK(CAU)	I	SWD clock for CAU		
61	COMP1H	0	Comparator COMP1H result output		
	СОМР4Н	0	Comparator COMP4H result output		
	SIO2_6	I/O	SIO2 input/output 6		
	Note: when TRSTn is HIGH, this pin always works as TDI or SWCK(CAU) and can't be				
	configured as oth	er functio	ns.		



Table 3. SPC2168 LQFP64 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description		
	GPIO51	I/O	General-purpose input/output 51		
	TDO	0	JTAG data output		
	SWD(CAU)	1/0	SWD data for CAU		
62	COMP1L	0	Comparator COMP1L result output		
62	COMP4L	0	Comparator COMP4L result output		
	SIO2_7	1/0	SIO2 input/output 7		
	Note: when TRSTn is HIGH, this pin always works as TDO or SWD(CAU) and can't be				
	configured as other functions.				
	GPIO56	I/O	General-purpose input/output 56		
63	PWM4A	0	PWM4 output A		
	SIO2_12	1/0	SIO2 input/output 12		
	GPIO57	1/0	General-purpose input/output 57		
<i>C</i> 4	PWM5A	0	PWM5 output A		
64	PWM4B	0	PWM4 output B		
	SIO2_13	1/0	SIO2 input/output 13		

<sup>(1)</sup> I = digital input, O = digital output, AI = analog input, AO = analog out, S = supply.

<sup>(2)</sup> PWMSOC signal is logic OR of PWMSOCA, PWMSOCB and PWMSOCC signal.

<sup>(3)</sup> All GPIO pins can be configured as ECAP input or output.



## 3.3 LQFP52

GPIO49/TMS/SWD GPIO48/TCK/SWCK BOOT/GP1047 GP1051/TD0 GPIO50/TDI GP1045 GP1055 GP1058 **GPI054** DVDD 51 50 49 48 46 44 43 47 42 GPI059 [ GPIO44 GPIO60 □ 38 ☐ GPIO43 2 **GPIO61** 3 37 GPIO42 GPIO0/ADC0 □ ☐ GPIO41 GPIO1/ADC1 □ 5 35 ☐ GPIO40 GPIO2/ADC2 □ 6 34 ☐ GPIO39 LQFP52 GPIO3/ADC3 □ 7 33 GPIO38 GPIO4/ADC4 □ ☐ GPIO29 8 32 GPIO5/ADC5 9 GPIO28 ☐ GPIO27 AVSS [ 10 30 AVDD GPIO26 11 29 GPIO6/ADC6 □ 12 28 GPIO25 GPIO7/ADC7 13 GPIO24 27 19 20 21 22 22 23 24 25 DVSS VCAP12 GPIO8/ADC8 GPIO9/ADC9 GPI010/ADC10 GPI012/ADC12 GPI 013/ADC13 GPI 014/ADC14 GPI015/ADC15 DVDD GP1020 GPI021 GPI011/ADC11

Figure 5. SPC2168 LQFP52 pinout

- 1) The figure above shows the package top view.
- (2) Note: there is no need to connect the two VCAP12 pins on the PCB boards.
- (3) Note: when TRSTn is HIGH, GPIO48 ~ GPIO51 pins work as Debug interface and can't be configured as other functions.

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO59	1/0	General-purpose input/output 59
1	PWM4B	0	PWM4 output B
1	PWM5B	0	PWM5 output B
	SIO2_15	1/0	SIO2 input/output 15
	GPIO60	1/0	General-purpose input/output 60
2	PWM5B	0	PWM5 output B
2	PWM6A	0	PWM6 output A
	SIO2_16	1/0	SIO2 input/output 16
	GPIO61	1/0	General-purpose input/output 61
3	PWM6B	0	PWM6 output B
	SIO2_17	1/0	SIO2 input/output 17

Table 4. SPC2168 LOFP52 pin definitions



Table 4. SPC2168 LQFP52 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO0	1/0	General-purpose input/output 0
4	ADC0	Al	ADC channel 0 input
	СОМРОН	0	Comparator COMPOH result output
	SIO0_0	I/O	SIO0 input/output 0
	GPIO1	I/O	General-purpose input/output 1
_	ADC1	Al	ADC channel 1 input
5	COMPOL	0	Comparator COMPOL result output
	SIO0_1	I/O	SIO0 input/output 1
	GPIO2	I/O	General-purpose input/output 2
_	ADC2	Al	ADC channel 2 input
6	COMP1H	0	Comparator COMP1H result output
	SIO0_2	I/O	SIO0 input/output 2
	GPIO3	I/O	General-purpose input/output 3
_	ADC3	Al	ADC channel 3 input
7	COMP1L	0	Comparator COMP1L result output
	SIO0_3	1/0	SIO0 input/output 3
	GPIO4	1/0	General-purpose input/output 4
	ADC4	Al	ADC channel 4 input
8	COMP2H	0	Comparator COMP2H result output
	SIO0_4	I/O	SIO0 input/output 4
	GPIO5	1/0	General-purpose input/output 5
0	ADC5	Al	ADC channel 5 input
9	COMP2L	0	Comparator COMP2L result output
	SIO0_5	I/O	SIO0 input/output 5
10	AVSS	S	Analog ground
11	AVDD	S	Analog power, add 4.7uF and 0.1uF bypass ceramic cap to AVSS
	GPIO6	I/O	General-purpose input/output 6
12	ADC6	Al	ADC channel 6 input
	SIO0_6	1/0	SIO0 input/output 6
	GPIO7	I/O	General-purpose input/output 7
13	ADC7	Al	ADC channel 7 input
	SIO0_7	1/0	SIO0 input/output 7
	GPIO8	I/O	General-purpose input/output 8
14	ADC8	Al	ADC channel 8 input
	SIO0_8	I/O	SIO0 input/output 8
	GPIO9	I/O	General-purpose input/output 9
15	ADC9	Al	ADC channel 9 input
	SIO0_9	I/O	SIO0 input/output 9



Table 4. SPC2168 LQFP52 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO10	I/O	General-purpose input/output 10
4.5	ADC10	Al	ADC channel 10 input
16	СОМРЗН	0	Comparator COMP3H result output
	SIO0_10	I/O	SIO0 input/output 10
	GPIO11	I/O	General-purpose input/output 11
	ADC11	Al	ADC channel 11 input
17	COMP3L	0	Comparator COMP3L result output
	DCLK	0	Clock output from CLKDET module for monitoring
	SIO0_11	I/O	SIO0 input/output 11
	GPIO12	I/O	General-purpose input/output 12
10	ADC12	Al	ADC channel 12 input
18	СОМР4Н	0	Comparator COMP4H result output
	SIO0_12	I/O	SIO0 input/output 12
	GPIO13	I/O	General-purpose input/output 13
19	ADC13	Al	ADC channel 13 input
19	COMP4L	0	Comparator COMP4L result output
	SIO0_13	I/O	SIO0 input/output 13
	GPIO14	I/O	General-purpose input/output 14
20	ADC14	Al	ADC channel 14 input
20	СОМР5Н	0	Comparator COMP5H result output
	SIO0_14	I/O	SIO0 input/output 14
	GPIO15	I/O	General-purpose input/output 15
21	ADC15	Al	ADC channel 15 input
21	COMP5L	0	Comparator COMP5L result output
	SIO0_15	I/O	SIO0 input/output 15
22	DVSS	S	Digital ground
23	VCAP12	S	1.2V power, add 4.7uF bypass ceramic cap to DVSS
24	DVDD	S	Digital power, add 4.7uF and 0.1uF ceramic cap to DVSS
	GPIO20	I/O	General-purpose input/output 20
	XIN	Al	External oscillator input
	SPI_SCLK	I/O	SPI clock input/output
25	I2C_SCL	I/O	I <sup>2</sup> C clock
	UART_TXD	0	UART transmit data
	PWMSYNCO	0	PWMSYNCO signal output for monitoring
	SIO0_2	I/O	SIO0 input/output 2



Table 4. SPC2168 LQFP52 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
26	GPIO21	I/O	General-purpose input/output 21
	XIO	AI/O	External oscillator input or output
	SPI_SFRM	I/O	SPI frame signal
	I2C_SDA	I/O	I <sup>2</sup> C data
	UART_RXD	1	UART receive data
	PWMSOC <sup>(2)</sup>	0	PWM SOC signal output for monitoring
	SIO0_3	I/O	SIO0 input/output 3
27	GPIO24	I/O	General-purpose input/output 24
	СОМРОН	0	Comparator COMPOH result output
	PWM1A	0	PWM1 output A
	SIO0_6	I/O	SIO0 input/output 6
28	GPIO25	I/O	General-purpose input/output 25
	COMPOL	0	Comparator COMPOL result output
	PWM2A	0	PWM2 output A
	PWM1B	0	PWM1 output B
	SIO0_7	I/O	SIO0 input/output 7
29	GPIO26	I/O	General-purpose input/output 26
	COMP1H	0	Comparator COMP1H result output
	PWM3A	0	PWM3 output A
	PWM2A	0	PWM2 output A
	SIO1_0	I/O	SIO1 input/output 0
30	GPIO27	I/O	General-purpose input/output 27
	COMP1L	0	Comparator COMP1L result output
	PWM1B	0	PWM1 output B
	PWM2B	0	PWM2 output B
	SIO1_1	I/O	SIO1 input/output 1
31	GPIO28	I/O	General-purpose input/output 28
	СОМР2Н	0	Comparator COMP2H result output
	PWM2B	0	PWM2 output B
	PWM3A	0	PWM3 output A
	SIO1_2	I/O	SIO1 input/output 2
32	GPIO29	I/O	General-purpose input/output 29
	COMP2L	0	Comparator COMP2L result output
	PWM3B	0	PWM3 output B
	SIO1_3	I/O	SIO1 input/output 3



Table 4. SPC2168 LQFP52 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO38	1/0	General-purpose input/output 38
	SPI SCLK	1/0	SPI clock input/output
	UART_TXD	0	UART transmit data
33	UART_RXD	ı	UART receive data
	PWMSOCA	0	PWM SOCA signal output for monitoring
	SIO1_12	1/0	SIO1 input/output 12
	GPIO39	I/O	General-purpose input/output 39
	SPI_SFRM	1/0	SPI frame signal
24	UART_RXD	I	UART receive data
34	UART_TXD	0	UART transmit data
	PWMSOCB	0	PWM SOCB signal output for monitoring
	SIO1_13	1/0	SIO1 input/output 13
	GPIO40	1/0	General-purpose input/output 40
	SPI_MOSI	1/0	SPI master output, slave input
35	SPI_MISO	1/0	SPI master input, slave output
33	I2C_SCL	1/0	I <sup>2</sup> C clock
	PWMSOCC	0	PWM SOCC signal output for monitoring
	SIO1_14	1/0	SIO1 input/output 14
	GPIO41	1/0	General-purpose input/output 41
	SPI_MISO	1/0	SPI master input, slave output
36	SPI_MOSI	1/0	SPI master output, slave input
30	I2C_SDA	1/0	I <sup>2</sup> C data
	PWMSYNCO	0	PWMSYNCO signal output for monitoring
	SIO1_15	1/0	SIO1 input/output 15
	GPIO42	1/0	General-purpose input/output 42
	I2C_SCL	1/0	I <sup>2</sup> C clock
37	СОМР6Н	0	Comparator COMP6H result output
	SPI_SCLK	I/O	SPI clock input/output
	SIO1_16	I/O	SIO1 input/output 16
	GPIO43	I/O	General-purpose input/output 43
	I2C_SDA	1/0	I <sup>2</sup> C data
38	COMP6L	0	Comparator COMP6L result output
	SPI_SFRM	1/0	SPI frame signal
	SIO1_17	1/0	SIO1 input/output 17
	GPIO44	1/0	General-purpose input/output 44
	UART_TXD	0	UART transmit data
	UART_RXD	I	UART receive data
39	СОМР7Н	0	Comparator COMP7H result output
	SPI_MOSI	I/O	SPI master output, slave input
	SPI_MISO	1/0	SPI master input, slave output
	SIO2_0	1/0	SIO2 input/output 0



Table 4. SPC2168 LQFP52 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description		
	GPIO45	I/O	General-purpose input/output 45		
	UART_RXD	1	UART receive data		
	UART_TXD	0	UART transmit data		
40	COMP7L	0	Comparator COMP7L result output		
	SPI_MISO	I/O	SPI master input, slave output		
	SPI_MOSI	I/O	SPI master output, slave input		
	SIO2_1	I/O	SIO2 input/output 1		
41	BOOT (GPIO47)	I/O	Boot pin (General-purpose input/output 47)		
41	SIO2_3	I/O	SIO2 input/output 3		
42	DVDD	S	Digital power, add 0.1uF bypass ceramic cap to DVSS		
43	DVSS	S	Digital ground		
44	XRSTn	1	Device reset pin, reset the device when low		
45	TRSTn	1	JTAG reset pin, reset the JTAG when low		
	GPIO48	I/O	General-purpose input/output 48		
	TCK/SWCK	-	JTAG clock or SWD clock		
	СОМРОН	0	Comparator COMPOH result output		
46	СОМРЗН	0	Comparator COMP3H result output		
	SIO2_4	I/O	SIO2 input/output 4		
	Note: when TRSTn is HIGH, this pin always works as TCK/SWCK and can't be configured as other functions.				
	GPIO49	ı/O	General-purpose input/output 49		
	TMS/SWD	1/0	JTAG mode select or SWD data		
	COMPOL	0	Comparator COMPOL result output		
47	COMP3L	0	Comparator COMP3L result output		
	SIO2 5	1/0	SIO2 input/output 5		
	Note: when TRSTn is HIGH, this pin always works as TMS/SWD and can't be configured				
	as other functions		,		
	GPIO50	I/O	General-purpose input/output 50		
	TDI	ı	JTAG data input		
	SWCK(CAU)	ı	SWD clock for CAU		
	COMP1H	0	Comparator COMP1H result output		
48	СОМР4Н	0	Comparator COMP4H result output		
	SIO2_6	I/O	SIO2 input/output 6		
	Note: when TRST	n is HIGH,	this pin always works as TDI or SWCK(CAU) and can't be		
	configured as oth	er function	ns.		



Table 4. SPC2168 LQFP52 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO51	I/O	General-purpose input/output 51
	TDO	0	JTAG data output
	SWD(CAU)	I/O	SWD data for CAU
49	COMP1L	0	Comparator COMP1L result output
49	COMP4L	0	Comparator COMP4L result output
	SIO2_7	I/O	SIO2 input/output 7
	Note: when TRST	n is HIGH,	, this pin always works as TDO or SWD(CAU) and can't be
	configured as oth	er function	ns.
	GPIO54	I/O	General-purpose input/output 54
50	PWM7A	0	PWM7 output A
30	PWM4A	0	PWM4 output A
	SIO2_10	I/O	SIO2 input/output 10
	GPIO55	I/O	General-purpose input/output 55
	PWM7B	0	PWM7 output B
51	PWM5A	0	PWM5 output A
	PWM4B	0	PWM4 output B
	SIO2_11	1/0	SIO2 input/output 11
	GPIO58	I/O	General-purpose input/output 58
52	PWM6A	0	PWM6 output A
52	PWM5A	0	PWM5 output A
	SIO2_14	I/O	SIO2 input/output 14

<sup>(1)</sup> I = digital input, O = digital output, AI = analog input, AO = analog out, S = supply.

<sup>(2)</sup> PWMSOC signal is logic OR of PWMSOCA, PWMSOCB and PWMSOCC signal.

<sup>(3)</sup> All GPIO pins can be configured as ECAP input or output.



#### 3.4 LQFP48

GPIO48/TCK/SWCK GPIO49/TMS/SWD GPI047/B00T GPI051/TD0 GPIO50/TDI GP1054 GP1058 GP1055 40 GPI059 [ 36 ■ GPIO43 2 35 GPI060 [ ■ GPIO42 GPI061 [ 3 34 GPIO41 GPIO0/ADC0 □ 4 33 ☐ GPIO40 GPIO1/ADC1 ☐ GPIO39 5 32 GPIO2/ADC2 6 31 GPIO38 LQFP48 GPIO3/ADC3 □ 7 30 ☐ GPIO29 GPIO4/ADC4 □ 8 29 ☐ GPIO28 9 GPIO5/ADC5 □ 28 GPIO27 AVSS 🗆 10 27 GPIO26 AVDD [ 11 26 ☐ GPIO25 ☐ GPIO24 GPIO8/ADC8 12 25 19 20 21 22 23 23 24 DVSS DVDD GPI015/ADC15 GPIO9/ADC9 GPIO10/ADC10 GPIO11/ADC11 GPI012/ADC12 GPI013/ADC13 GPIO14/ADC14 VCAP12 GPIO21/XIO GPIO20/XIN

Figure 6. SPC2168 LQFP48 pinout

- (1) The above figure shows the package top view.
- (2) Note: there is no need to connect the two VCAP12 pins on the PCB boards.
- (3) Note: when TRSTn is HIGH, GPIO48 ~ GPIO51 pins work as Debug interface and can't be configured as other functions.

Table 5. SPC2168 LQFP48 pin definitions

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO59	1/0	General-purpose input/output 59
1	PWM4B	0	PWM4 output B
1	PWM5B	0	PWM5 output B
	SIO2_15	1/0	SIO2 input/output 15
	GPIO60	1/0	General-purpose input/output 60
2	PWM5B	0	PWM5 output B
2	PWM6A	0	PWM6 output A
	SIO2_16	1/0	SIO2 input/output 16
	GPIO61	1/0	General-purpose input/output 61
3	PWM6B	0	PWM6 output B
	SIO2_17	1/0	SIO2 input/output 17



Table 5. SPC2168 LQFP48 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO0	1/0	General-purpose input/output 0
	ADC0	Al	ADC channel 0 input
4	СОМРОН	0	Comparator COMPOH result output
	SIO0_0	1/0	SIO0 input/output 0
	GPIO1	1/0	General-purpose input/output 1
5	ADC1	Al	ADC channel 1 input
5	COMPOL	0	Comparator COMPOL result output
	SIO0_1	I/O	SIO0 input/output 1
	GPIO2	1/0	General-purpose input/output 2
6	ADC2	Al	ADC channel 2 input
0	COMP1H	0	Comparator COMP1H result output
	SIO0_2	I/O	SIO0 input/output 2
	GPIO3	I/O	General-purpose input/output 3
7	ADC3	Al	ADC channel 3 input
_ ′	COMP1L	0	Comparator COMP1L result output
	SIO0_3	I/O	SIO0 input/output 3
	GPIO4	I/O	General-purpose input/output 4
8	ADC4	AI	ADC channel 4 input
0	СОМР2Н	0	Comparator COMP2H result output
	SIO0_4	1/0	SIO0 input/output 4
	GPIO5	1/0	General-purpose input/output 5
9	ADC5	AI	ADC channel 5 input
3	COMP2L	0	Comparator COMP2L result output
	SIO0_5	1/0	SIO0 input/output 5
10	AVSS	S	Analog ground
11	AVDD	S	Analog power, add 4.7uF and 0.1uF bypass ceramic cap to AVSS
	GPIO8	1/0	General-purpose input/output 8
12	ADC8	Al	ADC channel 8 input
	SIO0_8	1/0	SIO0 input/output 8
	GPIO9	1/0	General-purpose input/output 9
13	ADC9	Al	ADC channel 9 input
	SIO0_9	1/0	SIO0 input/output 9
	GPIO10	1/0	General-purpose input/output 10
1.4	ADC10	Al	ADC channel 10 input
14	СОМРЗН	0	Comparator COMP3H result output
	SIO0_10	I/O	SIO0 input/output 10



Table 5. SPC2168 LQFP48 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO11	I/O	General-purpose input/output 11
	ADC11	Al	ADC channel 11 input
15	COMP3L	0	Comparator COMP3L result output
	DCLK	0	Clock output from CLKDET module for monitoring
	SIO0_11	I/O	SIO0 input/output 11
	GPIO12	I/O	General-purpose input/output 12
4.5	ADC12	Al	ADC channel 12 input
16	СОМР4Н	0	Comparator COMP4H result output
	SIO0_12	I/O	SIO0 input/output 12
	GPIO13	I/O	General-purpose input/output 13
47	ADC13	AI	ADC channel 13 input
17	COMP4L	0	Comparator COMP4L result output
	SIO0_13	1/0	SIO0 input/output 13
	GPIO14	1/0	General-purpose input/output 14
4.0	ADC14	AI	ADC channel 14 input
18	СОМР5Н	0	Comparator COMP5H result output
	SIO0_14	1/0	SIO0 input/output 14
	GPIO15	1/0	General-purpose input/output 15
10	ADC15	Al	ADC channel 15 input
19	COMP5L	0	Comparator COMP5L result output
	SIO0_15	1/0	SIO0 input/output 15
20	DVSS	S	Digital ground
21	VCAP12	S	1.2V power, add 2.2uF bypass ceramic cap to DVSS
22	DVDD	S	Digital power, add 4.7uF and 0.1uF ceramic cap to DVSS
	GPIO20	I/O	General-purpose input/output 20
	XIN	Al	External oscillator input
	SPI_SCLK	I/O	SPI clock input/output
23	I2C_SCL	1/0	I <sup>2</sup> C clock
	UART_TXD	0	UART transmit data
	PWMSYNCO	0	PWMSYNCO signal output for monitoring
	SIO0_2	1/0	SIO0 input/output 2
	GPIO21	I/O	General-purpose input/output 21
	XIO	AI/O	External oscillator input or output
	SPI_SFRM	I/O	SPI frame signal
24	I2C_SDA	I/O	I <sup>2</sup> C data
	UART_RXD	I	UART receive data
	PWMSOC <sup>(2)</sup>	0	PWM SOC signal output for monitoring
	SIO0_3	1/0	SIO0 input/output 3



Table 5. SPC2168 LQFP48 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO24	1/0	General-purpose input/output 24
	СОМРОН	0	Comparator COMPOH result output
25	PWM1A	0	PWM1 output A
	SIO0_6	1/0	SIO0 input/output 6
	GPIO25	1/0	General-purpose input/output 25
	COMPOL	0	Comparator COMPOL result output
26	PWM2A	0	PWM2 output A
	PWM1B	0	PWM1 output B
	SIO0_7	1/0	SIO0 input/output 7
	GPIO26	1/0	General-purpose input/output 26
	COMP1H	0	Comparator COMP1H result output
27	PWM3A	0	PWM3 output A
	PWM2A	0	PWM2 output A
	SIO1_0	I/O	SIO1 input/output 0
	GPIO27	1/0	General-purpose input/output 27
	COMP1L	0	Comparator COMP1L result output
28	PWM1B	0	PWM1 output B
	PWM2B	0	PWM2 output B
	SIO1_1	1/0	SIO1 input/output 1
	GPIO28	1/0	General-purpose input/output 28
	СОМР2Н	0	Comparator COMP2H result output
29	PWM2B	0	PWM2 output B
	PWM3A	0	PWM3 output A
	SIO1_2	1/0	SIO1 input/output 2
	GPIO29	1/0	General-purpose input/output 29
30	COMP2L	0	Comparator COMP2L result output
30	PWM3B	0	PWM3 output B
	SIO1_3	1/0	SIO1 input/output 3
	GPIO38	1/0	General-purpose input/output 38
	SPI_SCLK	1/0	SPI clock input/output
31	UART_TXD	0	UART transmit data
	UART_RXD	I	UART receive data
	PWMSOCA	0	PWM SOCA signal output for monitoring
	SIO1_12	1/0	SIO1 input/output 12
	GPIO39	1/0	General-purpose input/output 39
	SPI_SFRM	I/O	SPI frame signal
32	UART_RXD	I	UART receive data
52	UART_TXD	0	UART transmit data
	PWMSOCB	0	PWM SOCB signal output for monitoring
	SIO1_13	I/O	SIO1 input/output 13



Table 5. SPC2168 LQFP48 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO40	I/O	General-purpose input/output 40
	SPI_MOSI	I/O	SPI master output, slave input
	SPI_MISO	I/O	SPI master input, slave output
33	I2C_SCL	I/O	I <sup>2</sup> C clock
	PWMSOCC	0	PWM SOCC signal output for monitoring
	SIO1_14	I/O	SIO1 input/output 14
	GPIO41	I/O	General-purpose input/output 41
	SPI_MISO	1/0	SPI master input, slave output
24	SPI_MOSI	1/0	SPI master output, slave input
34	I2C_SDA	1/0	I <sup>2</sup> C data
	PWMSYNCO	0	PWMSYNCO signal output for monitoring
	SIO1_15	I/O	SIO1 input/output 15
	GPIO42	1/0	General-purpose input/output 42
	I2C_SCL	1/0	I <sup>2</sup> C clock
35	СОМР6Н	0	Comparator COMP6H result output
	SPI_SCLK	I/O	SPI clock input/output
	SIO1_16	1/0	SIO1 input/output 16
	GPIO43	1/0	General-purpose input/output 43
	I2C_SDA	1/0	I <sup>2</sup> C data
36	COMP6L	0	Comparator COMP6L result output
	SPI_SFRM	1/0	SPI frame signal
	SIO1_17	1/0	SIO1 input/output 17
27	BOOT (GPIO47)	1/0	Boot pin (General-purpose input/output 47)
37	SIO2_3	1/0	SIO2 input/output 3
38	DVDD	S	Digital power, add 0.1uF bypass ceramic cap to DVSS
39	DVSS	S	Digital ground
40	XRSTn	I	Device reset pin, reset the device when low
41	TRSTn	I	JTAG reset pin, reset the JTAG when low
	GPIO48	1/0	General-purpose input/output 48
	TCK/SWCK	I	JTAG clock or SWD clock
	СОМРОН	0	Comparator COMPOH result output
42	СОМРЗН	0	Comparator COMP3H result output
	SIO2_4	1/0	SIO2 input/output 4
	Note: when TRST	n is HIGH, 1	this pin always works as TCK/SWCK and can't be configured as
	other functions.		
	GPIO49	I/O	General-purpose input/output 49
	TMS/SWD	I/O	JTAG mode select or SWD data
43	COMPOL	0	Comparator COMPOL result output
43	COMP3L	0	Comparator COMP3L result output
	SIO2_5	I/O	SIO2 input/output 5
	Note: when TRST	n is HIGH,	this pin always works as TMS/SWD and can't be configured as



other functions.

Table 5. SPC2168 LQFP48 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description		
	GPIO50	1/0	General-purpose input/output 50		
	TDI	I	JTAG data input		
	SWCK(CAU)	I	SWD clock for CAU		
44	COMP1H	0	Comparator COMP1H result output		
44	СОМР4Н	0	Comparator COMP4H result output		
	SIO2_6	1/0	SIO2 input/output 6		
	Note: when TRST	In is HIGH	, this pin always works as TDI or SWCK(CAU) and can't be		
	configured as oth	er functio	ns.		
	GPIO51	1/0	General-purpose input/output 51		
	TDO	0	JTAG data output		
	SWD(CAU)	1/0	SWD data for CAU		
45	COMP1L	0	Comparator COMP1L result output		
45	COMP4L	0	Comparator COMP4L result output		
	SIO2_7	1/0	SIO2 input/output 7		
	Note: when TRSTn is HIGH, this pin always works as TDO or SWD(CAU) and can't be				
	configured as other functions.				
	GPIO54	1/0	General-purpose input/output 54		
46	PWM7A	0	PWM7 output A		
46	PWM4A	0	PWM4 output A		
	SIO2_10	1/0	SIO2 input/output 10		
	GPIO55	1/0	General-purpose input/output 55		
	PWM7B	0	PWM7 output B		
47	PWM5A	0	PWM5 output A		
	PWM4B	0	PWM4 output B		
	SIO2_11	1/0	SIO2 input/output 11		
	GPIO58	1/0	General-purpose input/output 58		
40	PWM6A	0	PWM6 output A		
48	PWM5A	0	PWM5 output A		
	SIO2_14	1/0	SIO2 input/output 14		

<sup>(1)</sup> I = digital input, O = digital output, AI = analog input, AO = analog out, S = supply.

<sup>(2)</sup> PWMSOC signal is logic OR of PWMSOCA, PWMSOCB and PWMSOCC signal.

<sup>(3)</sup> All GPIO pins can be configured as ECAP input or output.



#### 3.5 QFN52

GPIO49/TMS/SWD GPIO48/TCK/SWCK GPI051/TD0 VCAP12 GP1058 GP1059 DVDD 52 | 51 | 50 | 49 | 48 47 46 45 44 43 42 GPIO60 39 GPIO41 GPIO61 \_\_\_2 GPIO40 38 ADCO/GPIO0 3 37 GPIO39 ADC1/GPIO1 GPIO38 ADC2/GPIO2 \_\_\_ 5 DVDD 35 ADC3/GPIO3 34 GPIO29 6 **EPAD** ADC4/GPIO4 \_ 7 33 GPIO28 **GND** ADC5/GPIO5 \_\_\_ 8 GPIO27 32 **AVSS** 9 GPIO26 AVDD GPIO25 \_\_ 10 30 ADC8/GPIO8 \_\_ 11 29 GPIO24 ADC9/GPIO9 \_\_\_ 12 GPIO21 ADC10/GPIO10 13 GPIO20 27 AVDD AVSS ADC16/GPI016 ADC19/GPI019 VCAP12 DVDD ADC11/GPI011 ADC12/GPI012 ADC13/GPI013 ADC14/GPI014 ADC15/GPI015 ADC17/GPI017 ADC18/GPI018

Figure 7. SPC2168 QFN52 pinout

- (1) The above figure shows the package top view.
- (2) Note: there is no need to connect the two VCAP12 pins on the PCB boards.
- (3) Note: when TRSTn is HIGH, GPIO48 ~ GPIO51 pins work as Debug interface and can't be configured as other functions.

Table 6. SPC2168 QFN52 pin definitions

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO60	1/0	General-purpose input/output 60
1	PWM5B	0	PWM5 output B
1	PWM6A	0	PWM6 output A
	SIO2_16	1/0	SIO2 input/output 16
	GPIO61	1/0	General-purpose input/output 61
2	PWM6B	0	PWM6 output B
	SIO2_17	1/0	SIO2 input/output 17
	GPIO0	1/0	General-purpose input/output 0
3	ADC0	Al	ADC channel 0 input
3	СОМРОН	0	Comparator COMPOH result output
	SIO0_0	I/O	SIO0 input/output 0



Table 6. SPC2168 QFN52 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO1	I/O	General-purpose input/output 1
	ADC1	Al	ADC channel 1 input
4	COMPOL	0	Comparator COMPOL result output
	SIO0_1	I/O	SIO0 input/output 1
	GPIO2	I/O	General-purpose input/output 2
_	ADC2	AI	ADC channel 2 input
5	COMP1H	0	Comparator COMP1H result output
	SIO0_2	I/O	SIO0 input/output 2
	GPIO3	I/O	General-purpose input/output 3
_	ADC3	AI	ADC channel 3 input
6	COMP1L	0	Comparator COMP1L result output
	SIO0_3	I/O	SIO0 input/output 3
	GPIO4	1/0	General-purpose input/output 4
_	ADC4	Al	ADC channel 4 input
7	СОМР2Н	0	Comparator COMP2H result output
	SIO0_4	1/0	SIO0 input/output 4
	GPIO5	1/0	General-purpose input/output 5
	ADC5	Al	ADC channel 5 input
8	COMP2L	0	Comparator COMP2L result output
	SIO0_5	1/0	SIO0 input/output 5
9	AVSS	S	Analog ground
10	AVDD	S	Analog power, add 4.7uF and 0.1uF bypass ceramic cap to AVSS
	GPIO8	I/O	General-purpose input/output 8
11	ADC8	Al	ADC channel 8 input
	SIO0_8	1/0	SIO0 input/output 8
	GPIO9	I/O	General-purpose input/output 9
12	ADC9	AI	ADC channel 9 input
	SIO0_9	I/O	SIO0 input/output 9
	GPIO10	1/0	General-purpose input/output 10
4.2	ADC10	Al	ADC channel 10 input
13	СОМРЗН	0	Comparator COMP3H result output
	SIO0_10	1/0	SIO0 input/output 10
	GPIO11	1/0	General-purpose input/output 11
	ADC11	Al	ADC channel 11 input
14	COMP3L	0	Comparator COMP3L result output
	DCLK	0	Clock output from CLKDET module for monitoring
	SIO0_11	I/O	SIO0 input/output 11



Table 6. SPC2168 QFN52 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO12	1/0	General-purpose input/output 12
15	ADC12	Al	ADC channel 12 input
	СОМР4Н	0	Comparator COMP4H result output
	SIO0_12	1/0	SIO0 input/output 12
	GPIO13	1/0	General-purpose input/output 13
16	ADC13	AI	ADC channel 13 input
16	COMP4L	0	Comparator COMP4L result output
	SIO0_13	1/0	SIO0 input/output 13
	GPIO14	1/0	General-purpose input/output 14
17	ADC14	AI	ADC channel 14 input
1/	СОМР5Н	0	Comparator COMP5H result output
	SIO0_14	1/0	SIO0 input/output 14
	GPIO15	I/O	General-purpose input/output 15
18	ADC15	AI	ADC channel 15 input
10	COMP5L	0	Comparator COMP5L result output
	SIO0_15	1/0	SIO0 input/output 15
19	AVDD	S	Analog power, add 4.7uF and 0.1uF bypass ceramic cap to AVSS
20	AVSS	S	Analog ground
	GPIO16	1/0	General-purpose input/output 16
21	ADC16	AI	ADC channel 16 input
21	СОМР6Н	0	Comparator COMP6H result output
	SIO0_16	1/0	SIO0 input/output 16
	GPIO17	1/0	General-purpose input/output 17
22	ADC17	AI	ADC channel 17 input
22	COMP6L	0	Comparator COMP6L result output
	SIO0_17	1/0	SIO0 input/output 17
	GPIO18	1/0	General-purpose input/output 18
23	ADC18	AI	ADC channel 18 input
25	СОМР7Н	0	Comparator COMP7H result output
	SIO0_0	1/0	SIO0 input/output 0
	GPIO19	1/0	General-purpose input/output 19
2.4			
2/	ADC19	AI	ADC channel 19 input
24	ADC19 COMP7L	AI O	ADC channel 19 input  Comparator COMP7L result output
24			
24	COMP7L	0	Comparator COMP7L result output



Table 6. SPC2168 QFN52 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO20	I/O	General-purpose input/output 20
	XIN	Al	External oscillator input
	SPI_SCLK	I/O	SPI clock input/output
27	I2C_SCL	I/O	I <sup>2</sup> C clock
	UART_TXD	0	UART transmit data
	PWMSYNCO	0	PWMSYNCO signal output for monitoring
	SIO0_2	I/O	SIO0 input/output 2
	GPIO21	I/O	General-purpose input/output 21
	XIO	AI/O	External oscillator input or output
	SPI_SFRM	I/O	SPI frame signal
28	I2C_SDA	I/O	I <sup>2</sup> C data
	UART_RXD	I	UART receive data
	PWMSOC <sup>(2)</sup>	0	PWM SOC signal output for monitoring
	SIO0_3	1/0	SIO0 input/output 3
	GPIO24	1/0	General-purpose input/output 24
20	СОМРОН	0	Comparator COMPOH result output
29	PWM1A	0	PWM1 output A
	SIO0_6	1/0	SIO0 input/output 6
	GPIO25	1/0	General-purpose input/output 25
	COMPOL	0	Comparator COMPOL result output
30	PWM2A	0	PWM2 output A
	PWM1B	0	PWM1 output B
	SIO0_7	1/0	SIO0 input/output 7
	GPIO26	I/O	General-purpose input/output 26
	COMP1H	0	Comparator COMP1H result output
31	PWM3A	0	PWM3 output A
	PWM2A	0	PWM2 output A
	SIO1_0	1/0	SIO1 input/output 0
	GPIO27	1/0	General-purpose input/output 27
	COMP1L	0	Comparator COMP1L result output
32	PWM1B	0	PWM1 output B
	PWM2B	0	PWM2 output B
	SIO1_1	1/0	SIO1 input/output 1
	GPIO28	I/O	General-purpose input/output 28
	СОМР2Н	0	Comparator COMP2H result output
33	PWM2B	0	PWM2 output B
	PWM3A	0	PWM3 output A
	SIO1_2	I/O	SIO1 input/output 2



Table 6. SPC2168 QFN52 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO29	1/0	General-purpose input/output 29
24	COMP2L	0	Comparator COMP2L result output
34	PWM3B	0	PWM3 output B
	SIO1_3  35 DVDD		SIO1 input/output 3
35	DVDD	S	Digital power, add 0.1uF bypass ceramic cap to DVSS
	GPIO38	I/O	General-purpose input/output 38
	SPI_SCLK	I/O	SPI clock input/output
36	UART_TXD	0	UART transmit data
30	UART_RXD	I	UART receive data
	PWMSOCA	0	PWM SOCA signal output for monitoring
	SIO1_12	1/0	SIO1 input/output 12
	GPIO39	1/0	General-purpose input/output 39
	SPI_SFRM	1/0	SPI frame signal
27	UART_RXD	I	UART receive data
37	UART_TXD	0	UART transmit data
	PWMSOCB	0	PWM SOCB signal output for monitoring
	SIO1_13	1/0	SIO1 input/output 13
	GPIO40	1/0	General-purpose input/output 40
	SPI_MOSI	1/0	SPI master output, slave input
20	SPI_MISO	1/0	SPI master input, slave output
38	I2C_SCL	1/0	I <sup>2</sup> C clock
	PWMSOCC	0	PWM SOCC signal output for monitoring
	SIO1_14	I/O	SIO1 input/output 14
	GPIO41	1/0	General-purpose input/output 41
	SPI_MISO	1/0	SPI master input, slave output
20	SPI_MOSI	1/0	SPI master output, slave input
39	I2C_SDA	1/0	I <sup>2</sup> C data
	PWMSYNCO	0	PWMSYNCO signal output for monitoring
	SIO1_15	1/0	SIO1 input/output 15
	GPIO42	1/0	General-purpose input/output 42
	I2C_SCL	1/0	I <sup>2</sup> C clock
40	СОМР6Н	0	Comparator COMP6H result output
	SPI_SCLK	1/0	SPI clock input/output
	SIO1_16	1/0	SIO1 input/output 16
	GPIO43	1/0	General-purpose input/output 43
	I2C_SDA	1/0	I <sup>2</sup> C data
41	COMP6L	0	Comparator COMP6L result output
	SPI_SFRM	1/0	SPI frame signal
	SIO1_17	I/O	SIO1 input/output 17



Table 6. SPC2168 QFN52 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description		
	BOOT (GPIO47)	1/0	Boot pin (General-purpose input/output 47)		
42	SIO2_3	1/0	SIO2 input/output 3		
43	XRSTn	ı	Device reset pin, reset the device when low		
44	TRSTn	I	JTAG reset pin, reset the JTAG when low		
	GPIO48	1/0	General-purpose input/output 48		
	TCK/SWCK	ı	JTAG clock or SWD clock		
	СОМРОН	0	Comparator COMP0H result output		
45	СОМРЗН	0	Comparator COMP3H result output		
	SIO2_4	1/0	SIO2 input/output 4		
	Note: when TRST	n is HIGH,	this pin always works as TCK/SWCK and can't be configured as		
	other functions.				
	GPIO49	1/0	General-purpose input/output 49		
	TMS/SWD	1/0	JTAG mode select or SWD data		
	COMPOL	0	Comparator COMPOL result output		
46	COMP3L	0	Comparator COMP3L result output		
	SIO2_5	I/O	SIO2 input/output 5		
	Note: when TRSTn is HIGH, this pin always works as TMS/SWD and can't be configured as				
	other functions.				
	GPIO50	I/O	General-purpose input/output 50		
	TDI	I	JTAG data input		
	SWCK(CAU)	I	SWD clock for CAU		
47	COMP1H	0	Comparator COMP1H result output		
.,	СОМР4Н	0	Comparator COMP4H result output		
	SIO2_6	I/O	SIO2 input/output 6		
	Note: when TRSTn is HIGH, this pin always works as TDI or SWCK(CAU) and can't be				
	configured as oth	1			
	GPIO51	1/0	General-purpose input/output 51		
	TDO	0	JTAG data output		
	SWD(CAU)	1/0	SWD data for CAU		
48	COMP1L	0	Comparator COMP1L result output		
	COMP4L	0	Comparator COMP4L result output		
	SIO2_7	I/O	SIO2 input/output 7		
	Note: when TRSTn is HIGH, this pin always works as TDO or SWD(CAU) and can't be				
	configured as other functions.				
49	DVDD	S	Digital power, add 0.1uF bypass ceramic cap to DVSS		
50	VCAP12	S	1.2V power, add 0.1uF bypass ceramic cap to DVSS		



Table 6. SPC2168 QFN52 pin definitions (continued)

Pin	Signal	Type <sup>(1)</sup>	Description
	GPIO58	1/0	General-purpose input/output 58
F1	PWM6A		PWM6 output A
51	PWM5A	0	PWM5 output A
	SIO2_14	1/0	SIO2 input/output 14
	GPIO59	1/0	General-purpose input/output 59
F2	PWM4B	0	PWM4 output B
52	PWM5B	0	PWM5 output B
	SIO2_15	1/0	SIO2 input/output 15

- (1) I = digital input, O = digital output, AI = analog input, AO = analog out, S = supply.
- (2) PWMSOC signal is logic OR of PWMSOCA, PWMSOCB and PWMSOCC signal.
- (3) All GPIO pins can be configured as ECAP input or output.



### 3.6 PGA input channel selection

For the six on-MCU PGA's, each PGA has two 1-of-8 multiplexers (MUX) for input channel selection, one is for positive input (PGAx\_P,  $x = 0^{-5}$ ) and the other is for negative input (PGAx\_N,  $x = 0^{-5}$ ). The input channel selection table is shown below.

**MUX Value** PGA0\_P PGA0\_N PGA1\_P PGA1\_N PGA2\_P PGA2\_N GND **GND** GND **GND GND GND** DAC0 DAC0 DAC0 1 DAC0 DAC0 DAC0 2 DAC2 DAC3 **ATEST** VREF12 ADC10 VDD12 3 ADC0 ADC1 ADC0 ADC2 ADC0 ADC3 4 ADC2 ADC3 ADC2 ADC3 ADC2 ADC1 5 ADC4 ADC5 ADC4 ADC5 ADC4 ADC5 6 ADC6 ADC7 ADC6 ADC7 ADC6 ADC7 7 ADC8 ADC9 ADC8 ADC9 ADC8 ADC9

Table 7. PGA0/1/2 input channel selection

Table 8. PGA3/4/5 input channel selection

MUX Value	PGA3_P	PGA3_N	PGA4_P	PGA4_N	PGA5_P	PGA5_N
0	GND	GND	GND	GND	GND	GND
1	DAC1	DAC1	DAC1	DAC1	DAC1	DAC1
2	DAC4	DAC5	ADC11	ADC0	TSEN1	TSEN0
3	ADC10	ADC11	ADC10	ADC12	ADC10	ADC13
4	ADC12	ADC13	ADC12	ADC13	ADC12	ADC11
5	ADC14	ADC15	ADC14	ADC15	ADC14	ADC15
6	ADC16	ADC17	ADC16	ADC17	ADC16	ADC17
7	ADC18	ADC19	ADC18	ADC19	ADC18	ADC19

<sup>(1)</sup> TSEN0 is output 0 of T-Sensor and TSEN1 is output 1 of T-Sensor.

## 3.7 GPIO pin function and state after reset

Table 9. GPIO pin function and state after reset

Pin Name	Default Function	Default State
GPIO0	ADC0	Floating
GPIO1	ADC1	Floating
GPIO2	ADC2	Floating
GPIO3	ADC3	Floating
GPIO4	ADC4	Floating
GPIO5	ADC5	Floating
GPIO6	ADC6	Floating
GPIO7	ADC7	Floating
GPIO8	ADC8	Floating



Pin Name	Default Function	Default State
GPIO9	ADC9	Floating
GPIO10	ADC10	Floating
GPIO11	ADC11	Floating
GPIO12	ADC12	Floating
GPIO13	ADC13	Floating
GPIO14	ADC14	Floating
GPIO15	ADC15	Floating
GPIO16	ADC16	Floating
GPIO17	ADC17	Floating
GPIO18	ADC18	Floating
GPIO19	ADC19	Floating
GPIO20	GPIO20	Pull up
GPIO21	GPIO21	Pull up
GPIO22	GPIO22	Pull up
GPIO23	GPIO23	Pull up
GPIO24	GPIO24	Floating
GPIO25	GPIO25	Floating
GPIO26	GPIO26	Floating
GPIO27	GPIO27	Floating
GPIO28	GPIO28	Floating
GPIO29	GPIO29	Floating
GPIO30	GPIO30	Pull up
GPIO31	GPIO31	Pull up
GPIO32	GPIO32	Floating
GPIO33	GPIO33	Floating
GPIO34	GPIO34	Floating
GPIO35	GPIO35	Floating
GPIO36	GPIO36	Floating
GPIO37	GPIO37	Floating
GPIO38	GPIO38	Pull up
GPIO39	GPIO39	Pull up
GPIO40	GPIO40	Pull up
GPIO41	GPIO41	Pull up
GPIO42	GPIO42	Pull up
GPIO43	GPIO43	Pull up
GPIO44	GPIO44	Pull up
GPIO45	GPIO45	Pull up
GPIO46	GPIO46	Pull up
GPIO47	GPIO47	Pull up
GPIO48	GPIO48	Pull up
GPIO49	GPIO49	Pull up
GPIO50	GPIO50	Pull up




Pin Name	Default Function	Default State
GPIO51	GPIO51	Pull up
GPIO52	GPIO52	Floating
GPIO53	GPIO53	Floating
GPIO54	GPIO54	Floating
GPIO55	GPIO55	Floating
GPIO56	GPIO56	Floating
GPIO57	GPIO57	Floating
GPIO58	GPIO58	Floating
GPIO59	GPIO59	Floating
GPIO60	GPIO60	Floating
GPIO61	GPIO61	Floating



# 4 Memory mapping

The memory map of SPC2168 is shown in Figure 8 to Figure 11.

Figure 8. SPC2168 memory map with Cache disabled and CAU stopped (Used as single-core)



<sup>(1)</sup> Overall 80 KB RAM can be used for the main CPU






Figure 9. SPC2168 memory map with Cache enabled and CAU stopped (Used as single-core)

(1) Overall 64 KB RAM can be used for the main CPU






Figure 10. SPC2168 memory map with Cache disabled and CAU running (Dual core)

<sup>(1)</sup> Overall 64 KB RAM can be used for the main CPU, among which 16 KB is shared with the CAU.

<sup>(2)</sup> Overall 32 KB RAM can be used for the CAU, among which 16 KB is shared with the main CPU.






Figure 11. SPC2168 memory map with Cache enabled and CAU running (Dual core)

<sup>(1)</sup> Overall 48 KB RAM can be used for the main CPU, among which 16 KB is shared with the CAU.

<sup>(2)</sup> Overall 32 KB RAM can be used for the CAU, among which 16 KB is shared with the main CPU.



## 5 Electrical characteristics

## 5.1 Absolute maximum ratings

Table 10. Absolute maximum ratings (1)(2)

Symbol	Parameter	Min	Max	Unit
$V_{\text{DD}}$	Supply voltage, with respect to V <sub>SS</sub>	-0.3	4.6	V
$V_{DDA}$	Analog voltage, with respect to V <sub>SSA</sub>	-0.3	4.6	V
V <sub>IN</sub>	Input voltage (V <sub>DD</sub> = 3.3 V)	-0.3	4.6	V
Vo	Output voltage	-0.3	4.6	V
lıc	Input clamp current	-20	+20	mA
loc	Output clamp current	-20	+20	mA
TJ	Junction temperature <sup>(3)</sup>	-40	+125	°C
T <sub>A</sub>	Ambient temperature <sup>(3)</sup>	-40	+105	°C
T <sub>stg</sub>	Storage temperature <sup>(3)</sup>	-65	+150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these is not implied.

## 5.2 Recommended operating conditions

Table 11. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Nom	Max	Unit
$V_{DD}$	Supply voltage	-	2.97	3.3	3.63	V
Vss	Supply ground	-	-	0	-	V
$V_{\text{DDA}}$	Analog supply voltage	-	2.97	3.3	3.63	٧
V <sub>SSA</sub>	Analog ground	-	-	0	-	V
V <sub>IH</sub>	High-level input voltage	V <sub>DD</sub> = 3.3 V	2.0	1	V <sub>DD</sub> +0.3	V
VIL	Low-level input voltage	V <sub>DD</sub> = 3.3 V	Vss-0.3	-	0.8	V
		STRENGTH=0			5	
	High-level output source current	STRENGTH=1			10	т Л
Іон	when V <sub>OH</sub> = V <sub>OH(MIN)</sub>	STRENGTH=2	-	-	15	mA
		STRENGTH=3			20	
		STRENGTH=0			5	
	Low-level output sink current	STRENGTH=1			10	т Л
loL	when $V_{OL} = V_{OL(MAX)}$	STRENGTH=2	-	-	15	mA
		STRENGTH=3			20	
TJ	Junction temperature	-	-40	-	+125	°C
TA	Ambient temperature	-	-40	-	+105	°C

<sup>(2)</sup> All voltage values are with respect to V<sub>SS</sub>, unless otherwise noted.

<sup>(3)</sup> Long-term high-temperature storage or extended use at maximum temperature conditions may result in a reduction of overall device life.



### 5.3 I/O Electrical characteristics

Table 12. I/O Electrical characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Vон	High-level output voltage	I <sub>OH</sub> = I <sub>OH</sub> MAX	V <sub>DD</sub> -0.4	-	-	V
Vol	Low-level output voltage	I <sub>OL</sub> = I <sub>OL</sub> MAX	-	-	0.4	V
V <sub>IH</sub>	High-level input voltage	$V_{DD} = 3.3 \text{ V}$	2.0	1	V <sub>DD</sub> +0.3	>
$V_{IL}$	Low-level input voltage	$V_{DD} = 3.3 \text{ V}$	Vss-0.3	1	0.8	>
Іон	High-level output source current when V <sub>OH</sub> = V <sub>OH(MIN)</sub>	STRENGTH=0 STRENGTH=1 STRENGTH=2 STRENGTH=3	-	-	5 10 15 20	mA
Іог	Low-level output sink current when V <sub>OL</sub> = V <sub>OL(MAX)</sub>	STRENGTH=0 STRENGTH=1 STRENGTH=2 STRENGTH=3	1	-	5 10 15 20	mA
Iιι	Low-level input current (Pin with pull-up and pull-down disabled)	V <sub>DD</sub> = 3.3V, V <sub>IH</sub> = 0 V	1	-	2	uA
Іін	High-level input current (Pin with pull-up and pull-down disabled)	$V_{DD} = 3.3V$ , $V_{IH} = V_{DD}$	-	-	2	uA
R <sub>PU</sub>	Input pull-up resistor	-	-	41	-	kΩ
$R_{PD}$	Input pull-down resistor	-	-	42	-	kΩ

### 5.4 Power consumption summary

#### **Typical current consumption**

In operational mode, the SPC2168 is placed under the following conditions:

- All I/O pins are in input mode and left unconnected;
- All peripherals (including analog module) are enabled;
- All peripheral clocks are as fast as HCLK (frequency division is 1), except SSP (Max 50 MHz) I2C (Max 50 MHz), PCLK (Max 50 MHz) and DGCLK (Max 50 MHz);
- All clock modules are enabled;
- Select PLL clock as system clock source.

In idle mode, the SPC2168 is placed under the following conditions:

- All I/O pins are in input mode and left unconnected;
- All peripherals (including analog module) are clocked off or disabled;
- Clock modules (PLL, RCO1 and XO) are disabled;
- Select RCO0 as system clock source with low-frequency mode enabled.

In deep sleep mode, the SPC2168 is placed under the following conditions:



- All I/O pins are in input mode and left unconnected;
- All peripherals (including analog module) are clocked off or disabled;
- Clock modules (PLL, RCO1 and XO) are disabled;
- 1.2V LDO is shut down to 0V.

The typical current consumption of SPC2168 measured from  $V_{DD}$  is shown in Table 13 and Table 14. The operational current consumption over various HCLK frequency is shown in Figure 12.

Table 13. SPC2168 typical current consumption (Run in FLASH)

D.4 a al a	Conditions			-40°C	35.00	125°C	Unit	
Mode	f <sub>HCLK</sub>	f <sub>PCLK</sub>	f <sub>PLL</sub>	-40°C	25 °C	125°C	Unit	
	200 MHz <sup>(2)</sup>	50 MHz	200 MHz	114.35	136.71	160.43	mA	
	175 MHz <sup>(2)</sup>	43.75 MHz	175 MHz	102.02	126.86	150.96	mA	
	168 MHz <sup>(2)</sup>	42 MHz	168 MHz	100.01	124.02	147.59	mA	
	150 MHz <sup>(2)</sup>	50 MHz	150 MHz	93.624	117.24	142.93	mA	
Operational	125 MHz <sup>(2)</sup>	41.67 MHz	125 MHz	83.743	107.54	131.23	mA	
Operational	100 MHz	50 MHz	100 MHz	76.192	97.895	120.52	mA	
	75 MHz	37.5 MHz	75 MHz	66.135	88.168	110.21	mA	
	50 MHz	50 MHz	50 MHz	57.331	78.785	99.493	mA	
	32 MHz	32 MHz	32 MHz	50.233	71.735	92.334	mA	
	25 MHz	25 MHz	25 MHz	48.797	68.729	88.642	mA	
Idle	110 Hz	110 Hz	-	6.7231	9.6037	13.484	mA	
Sleep	-	-	-	10	10	10	uA	

<sup>(1)</sup> Measured at  $V_{DD} = 3.3 \text{ V}$ .

Table 14. SPC2168 typical current consumption (Run in RAM)

Mada		Conditions		-40°C	25°C	125°C	Unit
Mode	f <sub>HCLK</sub>	<b>f</b> <sub>PCLK</sub>	f <sub>PLL</sub>	-40°C	25 C	125 C	
	200 MHz <sup>(2)</sup>	50 MHz	200 MHz	113.45	134.80	159.24	mA
	175 MHz <sup>(2)</sup>	43.75 MHz	175 MHz	100.95	125.25	149.77	mA
	168 MHz <sup>(2)</sup>	42 MHz	168 MHz	98.743	122.53	146.23	mA
	150 MHz <sup>(2)</sup>	50 MHz	150 MHz	92.433	115.98	140.84	mA
Operational	125 MHz <sup>(2)</sup>	41.67 MHz	125 MHz	82.558	106.47	130.01	mA
Operational	100 MHz	50 MHz	100 MHz	74.996	97.137	119.02	mA
	75 MHz	37.5 MHz	75 MHz	64.932	87.666	108.98	mA
	50 MHz	50 MHz	50 MHz	56.001	78.487	98.102	mA
	32 MHz	32 MHz	32 MHz	48.983	71.509	91.019	mA
	25 MHz	25 MHz	25 MHz	47.522	68.530	87.333	mA
Idle	110 Hz	110 Hz	-	6.6432	9.5224	13.421	mA

<sup>(1)</sup> Measured at  $V_{DD} = 3.3 \text{ V}$ .

<sup>(2)</sup> SIO module clock frequency is  $f_{HCLK}$  / 2.

<sup>(2)</sup> SIO module clock frequency is  $f_{HCLK}$  / 2.






Figure 12. Typical operational current versus frequency

#### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in Table 15. The MCU is placed under the following conditions:

- All I/O pins are in input mode and left unconnected;
- All peripherals(including analog module, RCO0 and XO) are disabled unless otherwise mentioned;
- The given value is calculated by measuring the current consumption
  - With all peripherals clocked disabled
  - With only one peripheral enabled

Table 15. Peripheral current consumption

Perip	pherals <sup>(1)</sup>	Conditions	-40°C	25 °C	125°C	Unit
BOD		Select RCO0 as system clock source; All other peripherals use default settings; Close PLL, XO, RCO1 and RCO0 after disabling or enabling BOD module	0.1	0.1	0.1	mA
ADC	Analog <sup>(3)</sup>		15.99	16.52	17.05	mA
ADC	Digital	Select PLL clock as system clock source;	2.12	2.31	2.55	mA
T-9	Sensor	All peripheral clocks are as fast as HCLK;	0.16	0.16	0.16	mA
Р	PGA <sup>(4)</sup>	$f_{HCLK}$ = 128 MHz, $f_{PCLK}$ = 32 MHz,	4.10	4.10	4.10	mA
	DAC	f <sub>PLL</sub> = 128 MHz	0.18	0.18	0.18	mA
Com	nparator		0.08	0.08	0.08	mA
	CAU	200MHz HCLK	6.001	6.263	6.612	mA
ι	JART	UART clock 200MHz, 256000 bps	0.416	0.456	0.901	mA
	I2C	I2C clock 50MHz, 3.4Mbps	0.288	0.312	0.344	mA
	SSP	SSP clock 50MHz, 50Mbps	0.321	0.356	0.391	mA
F	PWM	PWM clock 200MHz	1.065	1.184	1.314	mA
E	ECAP	ECAP clock 200MHz	0.349	0.360	0.372	mA
\	WDT	WDT clock 200MHz	0.187	0.235	0.286	mA
TMR TMR clock 20		TMR clock 200MHz	0.301	0.337	0.374	mA
	SIO	SIO clock 100MHz	5.193	5.733	6.225	mA



Peripherals <sup>(1)</sup>	Conditions	-40 °C	25 °C	125°C	Unit
FLASH	HCLK clock 200MHz	0.662	0.716	0.771	mA
XO	Use RCO0 as input for 200MHz PLL	0.561	0.624	0.681	mA
RCO0	Use XO as input for 200MHz PLL	0.145	0.157	0.169	mA
RCO1	Use XO as input for 200MHz PLL	0.108	0.114	0.121	mA
PLL	XO as HCLK source, f <sub>PLL</sub> = 32 MHz	1.812	1.961	2.132	mA

<sup>(1)</sup> For peripherals with multiple instances, the current quoted is for single modules. For example, the 4.10 mA value quoted for PGA is for one PGA module. So the total 3 PGA module current is 12.30mA.

- (2) Values are measured at  $V_{DD} = 3.3 \text{ V}$ .
- (3) ADC analog current contain ADC analog module, bandgap and ADC reference buffer.
- (4) The Bandgap must be enabled when enabling ADC (Analog Part), T-sensor, PGA, DAC and comparator.

### 5.5 Internal 1.2V regulator characteristics

Table 16. Internal 1.2V regulator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DD}$	Power supply	-	2.97	3.3	3.63	V
VCAP12	Output voltage	Load current = 50mA	1.18	1.20	1.22	V
AV/CAD12	Load regulation	VCAP12(50mA load) -			20	mV
ΔVCAP12		VCAP12(200mA load)	•	i	30	

Figure 13. Internal 1.2V regulator load regulation (T<sub>A</sub> = 25 °C)





Figure 14. Internal 1.2V regulator load regulation with different temperature





### 5.6 BOD characteristics

Table 17. BOD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Power supply	-	2.97	3.3	3.63	V
V <sub>DD33H_Asset</sub>	VDD33 too high assert threshold	-	-	3.42	-	V
$V_{DD33H\_Deasset}$	VDD33 too high de-assert threshold	-	-	3.31	-	V
$V_{DD33L\_Asset}$	VDD33 too low assert threshold		-	2.58	-	V
$V_{\text{DD33L\_Deasset}}$	VDD33 too low de-assert threshold		-	2.65	-	V
V <sub>DD12H_Asset</sub>	VDD12 too high assert threshold		-	1.33	-	V
$V_{DD12H\_Deasset}$	VDD12 too high de-assert threshold		-	1.31	-	V
V <sub>DD12L_Asset</sub>	VDD12 too low assert threshold <sup>(1)</sup>		-	0.94	-	V
V <sub>DD12L_Deasset</sub>	VDD12 too low de-assert threshold <sup>(1)</sup>		-	0.97	-	V

<sup>(1)</sup> The characteristics of VDD12 too low 0 and VDD12 too low 1 are the same.

### 5.7 RCO characteristics

Table 18. RCO characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Power supply	-	2.97	3.3	3.63	V
F <sub>RCO</sub>	RCO frequency at room temperature	T <sub>J</sub> = 25 °C	31.936	32.00	32.064	MHz
ACC <sub>RCO</sub>	RCO frequency accuracy (RCO frequency variation versus temperature)	T <sub>J</sub> = -40~125 °C	-1	-	1	%

### 5.8 PLL characteristics

Table 19. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Power supply	-	2.97	3.3	3.63	٧
F <sub>vco</sub>	VCO frequency	-	400	500	600	MHz
F <sub>pfd</sub>	Phase-Frequency Detector (PFD) input frequency	-	4	-	8	MHz
t <sub>LOCK</sub>	Locking time		-	-	15	us

## 5.9 XO characteristics

Table 20. XO characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Power supply	-	2.97	3.3	3.63	٧
F <sub>XO</sub>	XO frequency	-	1	-	66	MHz




The negative resistance of the on-chip crystal oscillator at different temperature is shown in Figure 15 ~ Figure 18. The loading capacitor CL\_eff is defined as equivalent capacitance seen by the on-chip crystal.

Negative resistance at 50°C 100000 **—** 8MHz **─** 16MHz **─** 25MHz **─** 32MHz -40MHz 10000 Negative resistance (ohm) 1000 100 10 0.00 5.00 10.00 15.00 20.00 CL\_eff (pF)

Figure 15. The negative resistance of the on-chip crystal oscillator at 50  $^{\circ}\mathrm{C}$ 










Figure 17. The negative resistance of the on-chip crystal oscillator at 100  $^{\circ}\! C$ 






Figure 18. The negative resistance of the on-chip crystal oscillator at 125  $^{\circ}\! C$ 



### 5.10 14-bit ADC characteristics

**Table 21. ADC characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Power supply	-	2.97	3.3	3.63	V
N <sub>R</sub>	Resolution	No missing code.  Monotonic	14	-	-	bit
Fs	Conversion speed <sup>(1)</sup>	-	-	-	4	MSPS
V <sub>AIN</sub>	Input voltage range	-	0	-	$V_{\text{DDA}}$	V
$V_{REF}$	Reference voltage	-	1.194	1.2	1.206	V
I <sub>PAD</sub>	Operational current	V <sub>DDA</sub> = 3.3 V	-	17.1	21	mA
INL	Integral linearity error	-	-3.0	-	3.0	LSB
DNL	Differential linearity	-	-1.0	-	1.0	LSB
Eoff	Offset error <sup>(2)</sup>	With calibration	-2	-	2	LSB
E <sub>GAIN</sub>	Gain error <sup>(2)</sup>	With calibration	-4	-	4	LSB
E <sub>OFF2</sub>	Channel to channel offset	-	-3	-	3	LSB
E <sub>GAIN2</sub>	Channel to channel gain error	-	-5	-	5	LSB
$T_{COEF}$	ADC temperature coefficient with internal reference	-	-	26	-	ppm/°C
tpwrup	Power-up time	-	-	-	200	us
ENOBDC	DC Noise Floor			12.0		bits
SNR	Signal-to-noise ratio	_	-	75.5	-	dB
THD	Total harmonic distortion	Fin = 100kHz,	-	-85.0	-	dB
ENOB	Effective number of bits	Amp = 0.94Fs,	-	12.2	-	bits
SFDR	Spurious free dynamic range	N = 8192	-	86.0	-	dB
	Degrees C of temperature					
т.	movement per measure ADC			1.904 <sup>(3)</sup>		0C/LCD
T <sub>SLOPE</sub>	LSB change of the	-	_	1.904	-	°C/LSB
	temperature sensor					
Т	ADC output at 25 °C of the			162 120		LSB
$T_{OFFSET}$	temperature sensor	-	-	162.138	_	LJD

<sup>(1)</sup> Sampling time = 110ns, conversion time = 140ns

<sup>(2)</sup> Offset and gain can be calibrated automatically by HW.

<sup>(3)</sup> Can be reduced to 0.24 °C/LSB by PGA.



### **5.11 PGA characteristics**

Table 22. PGA characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{\text{DDA}}$	Power supply	-	2.97	3.3	3.63	V
V <sub>AIN</sub>	Input voltage range	-	0	-	$V_{DDA}$	V
Vout	Output voltage range	-	0.3	-	V <sub>DDA</sub> -0.3	V
R <sub>IN</sub>	Input impedance	-	-	10	-	МΩ
	G :	Single-ended mode	1, 2, 4	, 8, 12, 1	6, 24, 32	-
G	Gain	Differential mode	2, 4, 8, 16, 24, 32, 48, 64			-
_	Cain annan	Differential Gain = 2	-0.5	-	0.5	%
Egain	Gain error	Differential Gain = 64	-3	-	3	%
Vos	Offset	-	-5	-	5	mV
Toffset	Offset temperature drift	-	-	5	-	uV/°C
		Single mode and				
		Loading is ADC	-	20	-	V/us
CD	Claurata	sampling capacitor				
SR SI	Slew rate	Differential mode				
		and Loading is ADC	-	40	-	V/us
		sampling capacitor				
		Single gain = 1	-	40	-	MHz
		Single gain = 8	1	6.8	-	MHz
CDM	Cain hand width	Single gain = 32	1	1.7	-	MHz
GBW	Gain band width	Differential gain = 2	-	20	-	MHz
		Differential gain = 16	-	3.4	-	MHz
		Differential gain = 64	-	0.8	-	MHz
		Differential gain = 2	-	170 <sup>(1)</sup>	220	ns
<b>t</b> SETTLE	Settle time	Differential gain = 16		400	600	ns
		Differential gain = 64	-	1600	2200	ns
SNR	Signal-to-noise ratio	Differential gain = 2	-	74.0	-	dB
THD	Total harmonic distortion	Fin = 10kHz,	-	-78.0	-	dB
ENOB	Effective number of bits	Amp = $0.94F_s$ ,	-	11.6	-	bit
SFDR	Spurious free dynamic range	N = 8192	-	82.0	-	dB
SNR	Signal-to-noise ratio	Differential gain = 64	-	58.0	-	dB
THD	Total harmonic distortion	Fin = 10kHz,	-	-80.0	-	dB
ENOB	Effective number of bits	Amp = $0.94F_s$ ,	-	9.4	-	bit
SFDR	Spurious free dynamic range	N = 8192	-	63.0	-	dB
I	Current consumption	Only one PGA	-	4.16	5.20	mA

<sup>(1)</sup> Settle time is measured by step input, and differential output change from -2.7V to 2.7V (VDDA=3.3V), the time for output to be settled with 1LSB (446uV), guarantee by design.



# **5.12** Analog comparator characteristics

Table 23. Comparator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{\text{DDA}}$	Power supply	-	2.97	3.3	3.63	>
Voffset	Offset voltage (Hysteresis voltage=0)	Common mode input voltage = 1.65V	-10	-	10	mV
	Hysteresis voltage(12mV)	-	1	13	-	mV
$V_{HYST}$	Hysteresis voltage(24mV)	-	-	26	-	mV
	Hysteresis voltage(36mV)	-	-	42	-	mV
t <sub>D</sub>	Delay time – comparator response time to PWM shunt down (Asynchronous)	-	1	50	-	ns

### 5.13 Internal 10-bit DAC characteristics

Table 24. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Power supply	-	2.97	3.3	3.63	V
N	resolution	Monotonic	10	-	-	bit
V <sub>FS</sub>	Full scale value	-	0	-	V <sub>DDA</sub>	V
DNL	Differential linearity	-	-0.5	-	0.5	LSB
INL	Integral linearity	-	-1	-	1	LSB
E <sub>OFF</sub>	Offset error	-	-	5	-	mV
tsettle	DAC settling time	Design guarantee	-	-	1	us

## **5.14** DAC buffer characteristics

Table 25. DAC buffer characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{\text{DDA}}$	Power supply	1	2.97	3.3	3.63	V
Vout	Output voltage range	1	0.3	ı	V <sub>DDA</sub> -0.3	V
tsettle	Settling time	Design guarantee	-	1	ı	us
Eoff	Offset error	-	-	3	-	mV
CL	Capacitor load	-	-	-	50	pF
RL	Resistor load	-	1	-	-	МΩ






Figure 19. DAC buffer offset over Input voltage

#### 5.15 Flash memory characteristics

The characteristics are given at  $T_J$  = -40 to 125 °C unless otherwise specified.

Symbol **Parameter Conditions** Min Max Unit Read access time 40 ns  $t_{\text{RD}}$ Word (32-bit) program time 8 10 us **t**PROG 8.0 4  $t_{\text{SE}}$ Sector erase time ms 8 10 Chip erase time ms tce Nend Endurance (erase/program cycle) T<sub>J</sub> = 85 °C 100000 cycles Data retention duration T<sub>J</sub> = 85 °C 10  $t_{\mathsf{RET}}$ years

Table 26. Flash memory characteristics

#### 5.16 Electrical sensitivity characteristics

Table 27. ESD absolute maximum ratings

Symbol	Parameter	Conditions		Max	Unit
V	Electrostatic discharge voltage	Ambient temperature T <sub>A</sub> = 25 °C		2000	V
V <sub>ESD(HBM)</sub>	(Human Body Model)	Ambient temperature 1A	2000	V	
.,	Electrostatic discharge voltage	Ambient temperature	-	500	V
V <sub>ESD</sub> (CDM)	(Charge Device Model)	T <sub>A</sub> = 25 °C	Corner Pin	750	V

Table 28. Electrical sensitivities

Symbol	Parameter Conditions		Max	Unit
LU	Static latch-up	Ambient temperature $T_A = 85$ °C $V_{DD} = 3.63V$ , VCAP12 = 1.32V	100	mA



### **5.17** Moisture sensitivity characteristics

Table 29. Moisture sensitivity characteristic

Symbol	Parameter	Conditions	Level	Unit
MSL	Moisture sensitivity level	-	Level 3	•

#### **5.18** Thermal resistance characteristics

Table 30. Thermal resistance characteristics (LQFP80 package)

Symbol	Parameter	Conditions	Тур	Unit
θιс	Junction-to-case thermal resistance	-	9.8217	°C/W
		Single layer PCB	F7 F702	°C/W
		PCB Copper content = 20%	57.5782	C/W
0	Junction-to-ambient thermal resistance	4-layer PCB		
θյΑ	Junction-to-ambient thermal resistance	PCB Copper content (Top layer	41.8448	°C/M
		= 20%, Second/Third layer =		°C/W
		100%, Bottom layer = 5%)		

<sup>(1)</sup> The size of PCB test board is 76.2mm x 114.3mm x 1.6mm.

#### 5.19 SPI characteristics

Table 31. SPI characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>SCLK</sub>	SCLK clock frequency	-	-	-	50	MHz
t <sub>SCLK(H)</sub>	SCLK clock high time	-	10	-	-	ns
t <sub>SCLK(L)</sub>	SCLK clock low time	-	10	-	-	ns
SPI maste	er mode					
t <sub>V(MO)</sub>	Data output valid time	-	-	-	9.5	ns
t <sub>H(MO)</sub>	Data output hold time	-	3.9	-	-	ns
t <sub>su(MI)</sub>	Data input setup time	-	6	-	-	ns
t <sub>H(MI)</sub>	Data input hold time	-	2	-	-	ns
SPI slave	mode					
t <sub>SU(SFRM)</sub>	SFRM enable setup time	-	5.6	-	-	ns
t <sub>H(SFRM)</sub>	SFRM enable hold time	-	1.5	-	-	ns
t <sub>A(SO)</sub>	Data output access time	-	4	-	10	ns
t <sub>DIS(SO)</sub>	Data output disable time	-	4	-	10	ns
t <sub>V(SO)</sub>	Data output valid time	-	-	-	9.5	ns
t <sub>H(SO)</sub>	Data output hold time	-	3.9	-	-	ns
tsu(sı)	Data input setup time	-	6	-	-	ns
t <sub>H(SI)</sub>	Data input hold time	-	2	-	-	ns





## 6 Package information

The package type of SPC2168 can be 80-pin LQFP, 64-pin LQFP, 52-pin LQFP, 48-pin LQFP or 52-pin QFN. The detail information is as below.

#### 6.1 LQFP80

Figure 20. LQFP80 - 80 pin, 12 x 12 mm low-profile quad flat package outline

Table 32. LQFP80 – 80 pin, 12 x 12 mm low-profile quad flat package mechanical data


Symbol		millimeters	
Зуппьот	Min	Тур	Max
Α	-	-	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
b	0.18	-	0.26
b1	0.17	0.20	0.23
С	0.13	-	0.17
c1	0.12	0.13	0.14
D	13.80	14.00	14.20
D1	11.90	12.00	12.10
E	13.80	14.00	14.20
E1	11.90	12.00	12.10



Table 32. LQFP80 – 80 pin, 12 x 12 mm low-profile quad flat package mechanical data (continued)

Symbol	millimeters				
	Min	Тур	Max		
еВ	13.05	-	13.25		
е	-	0.50	-		
L	0.45	0.60	0.75		
L1	-	1.00REF	-		
θ	0	-	7°		

Figure 21. LQFP80 – 80 pin, 12 x 12 mm low-profile quad flat package recommended footprint





#### 6.2 LQFP64

Figure 22. LQFP64 – 64 pin, 10 x 10 mm low-profile quad flat package outline

Table 33. LQFP64 – 64 pin, 10 x 10 mm low-profile quad flat package mechanical data

Ch.a.l		millimeters	
Symbol	Min	Тур	Max
А	-	-	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	-	0.26
b1	0.17	0.20	0.23
С	0.13	-	0.17
c1	0.12	0.13	0.14
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
E	11.80	12.00	12.20
E1	9.90	10.00	10.10
еВ	11.05	-	11.25
е	-	0.50	-
L	0.45	0.60	0.75
L1	-	1.00REF	-
θ	0	-	7°






Figure 23. LQFP64 – 64 pin, 10 x 10 mm low-profile quad flat package recommended footprint



#### 6.3 LQFP52

**2**6 ш DETAIL: F ш ш Ш ш Ш Ш ш Ш ш 52 □ SECTION B-B

Figure 24. LQFP52 – 52 pin, 14 x 14 mm low-profile quad flat package outline

Table 34. LQFP52 – 52 pin, 14 x 14 mm low-profile quad flat package mechanical data

	52 pm, 14 x 14 mm low pro	millimeters	
Symbol	Min	Тур	Max
А	-	-	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.38	-	0.46
b1	0.37	0.40	0.43
С	0.13	-	0.17
c1	0.12	0.13	0.14
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
E	15.80	16.00	16.20
E1	13.90	14.00	14.10
еВ	15.05	-	15.35
е	-	1.00	-
L	0.45	-	0.75
L1	-	1.00REF	-
θ	0	-	7°






Figure 25. LQFP52 – 52 pin, 14 x 14 mm low-profile quad flat package recommended footprint



### 6.4 LQFP48

D
D1
D1
BASE METAL
WITH PLATING
SECTION B-B

Figure 26. LQFP48 – 48 pin, 7 x 7 mm low-profile quad flat package outline

Table 35. LQFP48 – 48 pin, 7 x 7 mm low-profile quad flat package mechanical data

Coursells and		millimeters	
Symbol	Min	Тур	Max
Α	-	-	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
b	0.19	-	0.27
b1	0.18	0.20	0.23
С	0.13	-	0.18
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
еВ	8.10	-	8.25
e	-	0.5	-
L	0.4	-	0.75
L1	-	1.00	-
θ	0	-	7°






Figure 27. LQFP48 – 48 pin, 7 x 7 mm low-profile quad flat package recommended footprint



#### 6.5 QFN52

TOP VIEW

SIDE VIEW

Nd
D2
D2
S2
SIDE VIEW

Nd
D2
S2
SIDE VIEW
S2
SIDE VIEW
S3
SIDE VIEW
S4
SIDE VIEW
S4
SIDE VIEW
S4
SIDE VIEW
S4
SIDE VIEW
S5
SIDE VIEW
S5
SIDE VIEW
S6
SIDE VI

Figure 28. QFN52 – 52 pin, 6 x 6 mm quad flat no-lead package outline

Table 36. QFN52 – 52 pin, 6 x 6 mm quad flat no-lead package mechanical data

Complete	millimeters			
Symbol	Min	Тур	Max	
А	0.70	0.75	0.80	
A1	-	0.035	0.05	
b	0.15	0.20	0.25	
С	0.18	0.20	0.25	
D	5.90	6.00	6.10	
D2	4.40	4.50	4.60	
е	0.40			
Nd		4.80		
E	5.90	6.00	6.10	
E2	4.40	4.50	4.60	
Ne		4.80		
L	0.35	0.40	0.45	
L1	0.31	0.36	0.41	
L2	0.13	0.18	0.23	
h	0.25	0.30	0.35	






Figure 29. QFN52 – 52 pin, 6 x 6 mm quad flat no-lead package recommended footprint

- (1) Dimensions are expressed in millimeters.
- (2) The A, B, C, D areas on the top layer should brush solder paste, and E area on bottom layer can either brush solder paste or not.



# 7 Ordering information

Table 37. Ordering information

Ordering Number	Flash	SRAM	Max CPU Frequency	Package	Temperature Range	SPQ <sup>(1)</sup>	Packing
SPC2168APE80	512KB	80KB	200MHz	LQFP80	Industrial -40°C to +125°C	1190	Tray
SPC2168APE64 <sup>(2)</sup>	512KB	80KB	200MHz	LQFP64	Industrial -40°C to +125°C	-	-
SPC2168APE52 <sup>(3)</sup>	512KB	80KB	200MHz	LQFP52	Industrial -40°C to +125°C	900	Tray
SPC2168APE48 <sup>(4)</sup>	512KB	80KB	200MHz	LQFP48	Industrial -40°C to +125°C	2500	Tray
SPC2168API52	512KB	80KB	200MHz	QFN52	Industrial -40°C to +125°C	4900	Tray

<sup>(1)</sup> SPQ = Standard Pack Quantity.

<sup>(2)</sup> SPC2168APE64 is not officially on product line now and is subject to change.

<sup>(3)</sup> SPC2168APE52 is not officially on product line now and is subject to change.

<sup>(4)</sup> SPC2168APE48 is not officially on product line now and is subject to change.



# 8 Revision history

Table 38. Document revision history

Date	Revision	Changes
01-Apr-2019	1	Initial release.
16-Aug-2019	2	1. Modifies JTAG pin description in Table 2. SPC2168 LQFP80 pin
		definitions.
20-Dec-2019	3	1. Add Table 27. ESD absolute maximum ratings.
		2. Add Table 28. Electrical sensitivities.
12-May-2020	4	1. Update Section 2.9 for boot mode description.
		2. Update Section 2.16 and modify the maximum speed of SPI.
		3. Update Table 12. I/O Electrical characteristics.
		4. Update Table 16. Internal 1.2V regulator characteristics.
		5. Update Figure 13. Internal 1.2V regulator load regulation.
		6. Add Table 17. BOD characteristics.
		7. Add Table 18. RCO characteristics.
		8. Add Table 19. PLL characteristics.
		9. Add Table 20. XO characteristics.
		10. Update Table 21. ADC characteristics.
		11. Add Table 30. Thermal resistance characteristics (LQFP80
		package).
		12. Add Table 31. SPI characteristics.
22-May-2020	5	1. Update Section 2.20 for phase comparison.
		2. Add Figure 4. SPC2168 LQFP64 pinout.
		3. Add Table 3. SPC2168 LQFP64 pin definitions.
		4. Add Figure 7. SPC2168 QFN52 pinout.
		5. Add Table 6. SPC2168 QFN52 pin definitions.
		6. Add Figure 22. LQFP64 – 64 pin, 10 x 10 mm low-profile quad flat
		package outline.
		7. Add Table 33. LQFP64 – 64 pin, 10 x 10 mm low-profile quad flat
		package mechanical data.
		8. Add Figure 23. LQFP64 – 64 pin, 10 x 10 mm low-profile quad flat
		package recommended footprint.
		9. Add Figure 28. QFN52 - 52 pin, 6 x 6 mm quad flat no-lead
		package outline.
		10. Add Table 36. QFN52 - 52 pin, 6 x 6 mm quad flat no-lead
		package mechanical data.
		11. Add Table 37. Ordering information.
06-Jul-2020	6	1. Update Section 2.9 for boot mode description.
		2. Update Section 2.14 for UART features.
		3. Update Section 2.23 for CRC features.
		4. Update Table 22. PGA characteristics and modify the value of
		R <sub>IN</sub> parameter.



Date	Revision	Changes
31-Jul-2020	7	1. Add Figure 14. Internal 1.2V regulator load regulation with
		different temperature.
		2. Update Table 22. PGA characteristics.
		3. Update Table 26. Flash memory characteristics.
08-Oct-2020	8	1. Update Table 12. I/O Electrical characteristics.
		2. Add characteristics of ambient temperature T <sub>A</sub> .
		3. Update Section 2.14 for UART features.
		4. Update Table 22. PGA characteristics.
28-Mar-2021	9	1. Add current data for low and high temperature in Table 13, Table
		14 and Table 15.
		2. Add Figure 29. QFN52 – 52 pin, 6 x 6 mm quad flat no-lead
		package recommended footprint.
		3. Add SPC2168 LQFP52 pin description and package information.
		4. Add SPC2168 LQFP48 pin description and package information.
		5. Update Figure 4. SPC2168 LQFP64 pinout.
		6. Update comparator pin descriptions in Table 2 ~ Table 6.
		7. Add Table 7. PGA0/1/2 input channel selection and Table 8.
		PGA3/4/5 input channel selection.
		8. Add Table 9. GPIO pin function and state after reset.
		9. Add note for Table 13. SPC2168 typical current consumption
		(Run in FLASH).
		10. Add note for Table 14. SPC2168 typical current consumption
		(Run in RAM).
		11. Update Table 15. Peripheral current consumption.
		12. Update chip communication interface features.
		13. Update Figure 3. SPC2168 LQFP80 pinout and its notes.
		14. Update Figure 4. SPC2168 LQFP64 pinout and its notes.
		15. Update Figure 5. SPC2168 LQFP52 pinout and its notes.
		16. Update Figure 6. SPC2168 LQFP48 pinout and its notes.
27-Nov-2021	10	<ol> <li>Update Figure 7. SPC2168 QFN52 pinout and its notes.</li> <li>Add Table 1. SPC2168 device features and peripheral counts.</li> </ol>
27-1100-2021	10	Add Table 19. Moisture sensitivity characteristic.
		3. Update Table 7. PGA0/1/2 input channel selection.  3. Update Table 7. PGA0/1/2 input channel selection.
		4. Update Section 2.11.
		5. Update Table 23. Comparator characteristics.
		6. Add Figure 15. The negative resistance of the on-chip crystal
		oscillator at $50^{\circ}$ C.
		7. Add Figure 16. The negative resistance of the on-chip crystal
		oscillator at $85^{\circ}$ C.
		8. Add Figure 17. The negative resistance of the on-chip crystal
		oscillator at 100℃.
		9. Add Figure 18. The negative resistance of the on-chip crystal
		oscillator at 125℃.



Date	Revision	Changes
		10. Update Table 2. SPC2168 LQFP80 pin definitions, modify the
		description for debug pins.
		11. Update Table 3. SPC2168 LQFP64 pin definitions, modify the
		description for debug pins.
		12. Update Table 4. SPC2168 LQFP52 pin definitions, modify the
		description for debug pins.
		13. Update Table 5. SPC2168 LQFP48 pin definitions, modify the
		description for debug pins.
		14. Update Table 6. SPC2168 QFN52 pin definitions, modify the
		description for debug pins.
		15. Update deep-sleep current consumption value in Table 13.
		SPC2168 typical current consumption (Run in FLASH).
07-Dec-2021	11	1. Update Section 2.23.
		2. Update Table 12. I/O Electrical characteristics, remove
		parameter I <sub>OZ</sub> .