




Ground clip pads




Power supply test points, top side





Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0

Title		
Size	Number	Revision
A		
Date:	3/19/2021	Sheet of
File:	C:\Users\...\power.SchDoc	Drawn By:



A



B




C




Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0

Title		
Size	Number	Revision
A		
Date:	3/19/2021	Sheet 2 of
File:	C:\Users\...\FPGA power v3.SchDoc	Drawn By:




U2C

BANK 2


XC6SLX9-3TQG144C

U2A

BANK 0


XC6SLX9-3TQG144C

P1




XC6SLX9-3TQG144C


U2D

BANK 3


XC6SLX9-3TQG144C

BANK 1

XC6SLX9-3TQG144C

BANK 4


TL1105LF160Q or TL1105F160Q



Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0


Title		
Size	Number	Revision
A		
Date:	3/19/2021	Sheet of
File:	C:\Users\.\fpga.SchDoc	Drawn By:

A




Signals used during FPGA configuration (see XAPP502):
D0-D7
CSI_B, RDWR_B, CCLK, PROG_B,
DONE, INIT_B, M0, M1

B



FT2232H

C



Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0

Title		Revision
Size	Number	
A		
Date:	3/19/2021	Sheet of
File:	C:\Users\...\usb.SchDoc	Drawn By:

Configuration / FIFO to FPGA

VregIn	Vphy	Vpll
Vcore	Vcore	Vcore
12	37	64
20	31	42
31	42	56
42	56	
56		

ADBUSB0	D0
ADBUSB1	D1
ADBUSB2	D2
ADBUSB3	D3
ADBUSB4	D4
ADBUSB5	D5
ADBUSB6	D6
ADBUSB7	D7

ACBUS0	ACBUS0
ACBUS1	R22 0603 CCLK
ACBUS2	ACBUS2 33 0603
ACBUS3	ACBUS3 33 0603
ACBUS4	ACBUS4 33 0603
ACBUS5	ACBUS5 33 0603
ACBUS6	ACBUS6 33 0603
ACBUS7	ACBUS7 33 0603

BDBUS0	FDTI_TCK
BDBUS1	FTDI_TDI
BDBUS2	FTDI_TDO
BDBUS3	FTDI_TMS
BDBUS4	BDBUS4
BDBUS5	BDBUS5
BDBUS6	BDBUS6
BDBUS7	BDBUS7

BCBUS0	CSI_B
BCBUS1	RDWR_B
BCBUS2	DONE
BCBUS3	PROG
BCBUS4	BCBUS4
BCBUS5	INIT_B
BCBUS6	M0
BCBUS7	M1


P3	Header 17x2
D0	1 2
D2	3 4
D4	5 6
D6	7 8
D8	9 10
D10	11 12
D12	13 14
D14	15 16
D16	17 18
D18	19 20
D20	21 22
D22	23 24
D24	25 26
D26	27 28
D28	29 30
D30	31 32
D32	33 34

GND	GND
FTDI_TCK	TCK


FTDI_TDI	TDI
FTDI_TDO	TDO


FTDI_TMS	TMS
FTDI_TDO	TDO


D





OpenVizsla v3.2
(c) 2013, 2014 bushing




















thus

obj

cut links first!

bud

so

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

3A

3B

3C

3D

3E

3F

3G

3H

3I

3J

3K

3L

3M

3N

3O

3P

3Q

3R

3S

3T

3U

3V

3W

3X

3Y

3Z

Vans

D-

+ D+

bug

35.35



