Skip to content

Conversation

@copybara-service
Copy link

Add fix for TPU idleness attribution due to input pipeline slowness for host loop based scheduling.

…or host loop based scheduling.

PiperOrigin-RevId: 804489013
@copybara-service copybara-service bot merged commit fc94045 into master Sep 8, 2025
@copybara-service copybara-service bot deleted the test_802625545 branch September 8, 2025 17:27
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant