KIT6UL-1550EVM

Table of Content

1 uoic	oj content
Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LvDDR3
Page 6	eMMC/NAND/TF/QSPI
Page 7	CPU PERI1
Page 8	CPU PERI2
Page 9	BOOT CFG
Page 10	PWR MGR
Page 11	SO-DIMM
Page 12	NOTE
Page 13	IOMUX
Page 14	
Page 15	
Page 16	
Page 17	
Page 18	
Page 19	
Page 20	
Page 21	
Page 22	
Page 23	
Page 24	
Page 25	
Page 26	
Page 26	
Page 27	
Page 28	

1. Unless Otherwise Specified:

All resistors are in ohms, 10%, 1/8 Watt,0603 All capacitors are in uF, 20%, 50V,0603 All voltages are DC All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

Schematics DevBoard


Revision History

Rev. Code	Date	Ву	Description
A	2015-02-28	Javen	1 Revision A release
В	2015-06-12	Javen	1 OSC issue: Add R518,R515,R513,Q501,Y503,t516,r517 2 VDD_ARM_SOC_IN voltage: Change R706 to 215K, R707 to 147K, R708 to 1.5M Change R513,R517 to DCDC_3V3 3 DDR3 write leveling issue: exchang DDR3 DRAM_DATA3 and DRAM_DATA11 4 Add R519 for backup
С	2015-07-07	Javen	1 FCC update: Add C423,C415,R413,C414,C420,C417,C421,C416,C422,C418 2 VDD_HIGH_IN power consumption update: Change R513 from 10K to 1M Change R513,R517 to DCDC_3V3
	2015-07-14	Javen	3 Add R520 for OSC vih Change R510,C505 connection for OSC backup
C1	2015-08-10	Javen	1 DNP C414 for LCD_CLK Change R520 to 499 OHM
А	2015-10-10	ChenWenhua	1 Replace discrete power with PF1550
В	2016-10-19	ChenWenhua	1 Align with MCIMX6UL-CM Version C5 DNP R515,R513,Q501,Y503,R517 DNP R824,R101 Install R510,R518,R516,Y501, Install R825,C46 Change R514 from 1K to 0ohn, change C46 to 100uf, add C841 2 Change U101 CPU part number to MCIMX6G2CVM05AA New MFG_PN for U201: MT41K256M16TW-107:P 3 Change U711 power supply to USBPHY


- 3. Device type number is for reference only. The number varies with the manufacturer.
- 4. Special signal usage:
 - _B Denotes Active-Low Signal
 - _B Denotes Active-Low Signal
 <> or [] Denotes Vectored Signals
- 5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

100		Microcontroller Solutions Group								
fre	esca									
	curement or n	roprietary to Freescale Semiconductor and shall not be used for anufacture in whole or in part without the express written permission ICAP Classification: FCP: FIUO: X PUBI:								
Designer: DESIGNER	Drawing									
Drawn by: DRAWN_BY	Page Ti	Page Title: Title and Rev History								
Approved: APPROVER	Size C	Document Number SCH-29032 PDF: SPF-29032	Rev B							
	D-t	Wadanaday Ontobas OC 0010 Chart 1 of 10								

i.MX6UL EVK Block Diagram ##### Blcok Diagram Rev 1.0 ##### # MCIMX6UL-BB **EMV SIM Socket** smart card HDMI LCD Camera CAN x2 JTAG Micro USB **USB HOST** OV5642 5MP Silicon Image PIN Header 4.3" TFT 480x272 Freescale MC34901WEF Si19022A DISP CSI/SIM USB OTG1 USB OTG2 CAN x2 JTAG # KIT6UL-1550EVM NAND **PWR** eMMC/MicroSD **POWER** NAND/SD2/QSPIA eMMC 4.51 Footprint only PF1550 NAND/SDIO/QSPI **QSPI FREESCALE** Micron N25Q256A i.MX6UL x16 bits DDR3/LvDDR3 DRAM Micron 8Gb: MT41K512M16 UART I2C/INT RMII x2 128 UART SD1 **Motion Sensors** SD SLOT **UART-USB** bridge BlueTooth Ethernet x2 (RMII) CODEC eCompass MAG3110FCR2 Full Size Silabs CP2102 FPC Module Accelerometer MMA8563FCR1 100Base-TMicrel KSZ8081 Wolfson WM8960 Gyroscope: FXAS21000CQR1 6501 William Cannon Drive West Austin, TX 78735-8598 freescale™ KIT6UL-1550EVM **Block Diagram** SCH-29032 PDF: SPF-29032




i.MX6UL PWR



200		Microcon	Microcontroller Solutions Group						
fre	esca	Austin, TX 787	annon Drive W 35-8598	est					
	rocurement or n	proprietary to Freescale Semico nanufacture in whole or in part ICAP Classification:			missic	on PLIRI-			
Designer: DESIGNER	Drawing				^	PUBI.			
Drawn by: DRAWN_BY	Page Ti	tle: CPU PWR							
Approved: APPROVER	Size C	Document Number SCI	I-29032 PDF: S	PF-29032			Rev		

DDR3/LvDDR3





GND


GND

GND











Special Spec		5			4				33	2
No.	USE MA	AP ^{<default: q<="" sup=""> 0/1</default:>}	SPI BOOT> 0/1	0/1	1	0	0	0	0	
Microsopy Microsopy Mi	TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]	# NAND MT29F32G08CBACA RMODE(1-0) ROOT TYPE
Windstand	QSPI	0	0	0	1	Reserved		"000" : Default		1 page = (MX + 224 bytes) 1 block = (4X + 224 bytes × 256 pages = (1024K + 56K) bytes × 256 pages = (1024K + 56K) bytes × 2048 blocks
Seed Scale Column	WEIM	0	0	0	0	Memory Tyne:	Received	"001-111"	Recorned	1 LUN = 17,280Mb x 2 planes
Section Column		U	V		0	0 - NOR Flash 1 - OneNAND	neserveu	neserveu	NESETVEU	
SO-Sign	Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved	
Marcolands	SD/eSD	0	1	0	Fast Boot:	SD/SDXI 00 - Nor 01 - Hig	C Speed mai/SDR12 h/SDR25	SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad	SD Loopback Clock Source Selffor SDR50 and SDR104 only) '0' - through SD pad '1' - direct	DCDC_3V3 VDD_SNVS_IN
Note	MMC/eMMC					11 - SUF	Fast Boot Acknowledge			
No.	WINIC/EMINIC	0	1	I.	0 - Regular	0 - Highl	Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	T - Enabled via USDHC RST pad (uSDHC3 & 4 only)	T' - through SD pad T' - direct	
THE BOOL STATES SCHOOL STATES	NAND	1	BT_TOGGLEMODE	00 - 12 01 - 64 10 - 32 11 - 25	6	00 - 1 01 - 2 10 - 4 11 - Res	erved	00 - 3 01 - 2 10 - 4 11 - 5		ব্যৱহার্থন ব্রহার্থন্ত মান্ত্র্ত্তি ব্রহার্থন
Note Section	•	0	0	0	0	1	0	0	0	
Name	TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]	
WEIM Series Reserved	QSPI	Reserved	ASPHS: Half Speed Phase Selection 1: select sampling at non-inverted clo 1: select sampling at inverted clock	HSDEY: Half Speed Delay selection ik 0 : one clack delay I: two clack delay		TSDLY: Full Speed Delay selection it: one clock delay I: two clock delay	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved	
Series Reserved	WEIM	Muxing 00 - A/ 01 - A+	Scheme:	OneNo. 00 - 1K. 01 - 2K. 10 - 4K.	nd Page Size: B B B	Reserved	Boot Frequencies	Reserved	Reserved	
Special Spec	Serial-ROM	11- Res	erved			Reserved	Boot Frequencies	Reserved	Reserved	PD (100K) BOOT MODEO (1800)
MACC-CAMACC NAMO O O O O O O O O O O O O	SD/eSD	'00' - 1	bration Step	0 - 1-bit	01 - e	SDHC2	Root Frequencies	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	BECH 10K BT CFG100 LCD DATA0
NAND 1			Bus Width:	1 - 4-bit	Port 5	Select:				H633 10K
Name	ммс/еммс		001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4)		00 - e 01 - e 10 - F 11 - F	eSDHC2 Reserved Reserved	0 - 500 / 400 MHz 1 - 250 / 200 MHz	1 - 1.8V	Reserved	
Process Proc	NAND	Tonnie	Mode 33MHz Preamble Delay Rea	ad Latency:	8001 00-2	T_SEARCH_COUNT:	Boot Frequencies (ARM/DDR)	Reset Time '0' - 12ms '1' - 72ms (184 Nacol	Docomod	R639
Companies Comp	HAND	'001' - '010' - '011' - '100' -	I GPMICLK cycles. 2 GPMICLK cycles. 3 GPMICLK cycles. 4 GPMICLK cycles.		01 - 2 10 - 4 11 - 8	1	0 - 500 / 400 MHz 1 - 250 / 200 MHz	1 - 22mo (LBA Nana)	Keservea	I R643 I* 10K
TYPE BOOT_CFG4[5] BOOT_CFG4[5] BOOT_CFG4[5] BOOT_CFG4[2]		'101'-: '110'-: '111'-	o GPMICLK cycles. 5 GPMICLK cycles. 7 GPMICLK cycles.							HB46 TOK BI CFGQ/I LUD DAIAIS
10x450 Infinit Loop C.S. set of 18 inhi); 0.7 - Shift Reserved		0	0	0	0	0	0	0	0	1564 10K 11 CFG4 10C DATA16 16 CFG4 10C DATA16 16 CFG4 10C DATA17 16 CFG4 10C DATA17 16 CFG4 10C DATA18 16 CFG4 10C DATA18 16 CFG4 10C DATA18 16 CFG4 10C DATA18 10C DA
Miles Lange Serror Miles Recovery Co-Cocid (elegically) Co-State Cocid (elegically) Co-State Cocid (elegically) Cocid (ТҮРЕ	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]	RES1
O-Displace T-Enable T-Enabl	0x450	Infinit-Loop (Debug USE only)	Enable	CS sele	ct (SPI only): #0 (default)	0 - 2-bytes (16-bit)		Port Select: 000 - eCSPI1 001 - eCSPI2 010 - eCSPI3		
0x460		0 - Disable	'0' - Disabled '1' - Enabled	01 - CS 10 - CS	#1 #2	1 - 3-bytes (24-bit)		011 - eCSPI4 100 - Reserved 101 - Reserved 110 - Reserved		
0x460	0x460	L2_HW_INVALIDATE	Reserved	FORCE_COLD_BOOT		DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved	
NA460 TAG_SMODE[10] WDOG_ENBLE TO-Dischled Reserved Re	0x460	_DI3MBLE		(Nejrected III SBIVIK2	Reserved II	DDR3 config ontions				GND
0x460 Reserved Reserved TZASC_ENABLE JTAG_HEO KTE Reserved \$\frac{\text{\$1.5000}{\text{\$1.5000}}}{\text{\$1.5000}} \text{\$1.5000} \text{\$1.50000} \text{\$1.5000} \text{\$1.50000} \text{\$1.5000} \text{\$1.50000} \text{\$1.5000} \text{\$1.5000} \text{\$1.5000} \text{\$1.50000} \text{\$1.50000} \text{\$1.50000} \text{\$1.50000} \text{\$1.50000} \text{\$1.50000} \text{\$1.50000} \text{\$1.50000} \text{\$1.50000} \text{\$1.500000} \text{\$1.500000} \text{\$1.500000} \text{\$1.500000} \text{\$1.50000000} \$1.5000000000000000000000000000000000000	0x460	JTAG_SMODE[1:0]	WDOG_ENABLE	SJC DISABLE			Reserved	Reserved	Reserved	
Disable SDMMC SELECTION 0.3.3V 0.3.3V 0.3.0V 0.0.00 PRE-DUE STATE Ox470 Disable SDMMC 0.0.00 PRE-DUE STATE 0.00 PRE-DUE STATE			'0' - Disabled '1' - Enabled	220_27571522						
Ox470 Solidation Reserved Selection Solidation	Ux460		Reserved		TZASC_ENABLE		KTE	Reserved	0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/Emmc	
Reserved for unexpected requirements PRE-IDLE STATE 0x470 USDNC_CMD_0E_PRE_EN [DO,MMC pads] 0x470 USDNC_CMD_0E_PRE_EN [DO,MC pads] 0x470 USDNC_CMD_0E_PRE_EN [DO,MC pads] 0x470 USDNC_CMD_0E_PRE_EN [DO,MC pads] 0x470 USDNC_CMD_0E_PRE_EN [DO,MC pads] 0x470 USDNC_CMD_0E_PRE	0x470	0 - DLL Slave Mode for	Reserved	SELECTION 0 - 3.3V	Reserved	Manufacture mode 0 - Enable			Override Pad Settings (using PAD_SETTINGS value)	
Ox470 Oxerrise NAND Pol Settings (using PAD_SETTINGS value) MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value. Committee of the commi	0x470	unexpected	PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USDHC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE EMMC 22V PULLUP		USDHC IOMUX_SION_BIT_ENAB 0 - Disable 1 - Enable	LE USDHC IOMUX SRE Enable 0 - Disable 1 - Enable	
Ox470 Override MAND Paid Settings (losing PAQ_SETTINGS volue) Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value. Microcontroller Solutions Group Settings (soling PAQ_SETTINGS volue) Find document information promptication information promptication information promptication information promptication information promptication in formation promptication in form	0x470	USDHC_CMD_OE_PRE_EN (SD/MMC debug)	LPB_BOOT (Cc '00"- LPB Diso '01" - 1 GPIO ('10" - Div by2 '11" - Div hv 4	ore / DDR- Bus) able (def freq)			POWER_MNG_C (Reserved - NOT	FG (LDO's DCDC's) USED)		
This document contain formularly to Present Semiconductor. This document contain formularly to Present Semiconductor. This document contain formularly to Present Semiconductor and shall not be used for preparating design, posturated in white or in part without the organisation for present semiconductor. Designer: DESIGNER Drawn by: DRAWN_BY Page Title: BOOT CFG	0x470	Override NAND Pad Settings (using PAD_SETTINGS value)	MMC DLL	DLY[6:0]	is applied to slave mod	le target delay or overs	de mode taraet delau s	depends on DLL Overrid	e fuse hit value	
Freecase Semiconductor. CAP Classellication: FCP: FIUC: X Designer: BIO: X Design			Delay targe	et joi sujeiviivit utt, it	is applied to slave mod	e turget uelay or overri	ue moue turget aelây û	repenus on DLL Overrid	e juse on value.	semiconductor This document contains information proprietary to Freescale Semiconductor and shall not be used for
DESIGNER KITGUL-1550EVM DEWN DE Page Title: BOOT CFG BOOT CFG										of Freescale Semiconductor. ICAP Classification: FCP: FIUC: X Designer: Drawing Title:
										DESIGNER KIT6UL-1550EVM Drawn by: Page Title:
										= = = = = = = = = = = = = = = = = = = =





NOTE:

All pins using ~reset as harden :

PAD UART3_TX_DATA	Default State Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	Simulation Value 0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset> Output keeper + Input enable after reset done (this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	sjc.ipt_jta_active> PAD	0 in real silicon
		(note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7

All pins using ~src.en_system_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable after	PAD> ccmsrcmix. src_tester_ack	0 in real silicon
	reset done	This is the requirement of TE test	ALT7

All pins using snvs_hp.snvs_sec_vio_in_5_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon)

fre	esca semicondu		
	ocurement or n	oprietary to Freescale Semiconductor and shall not be used for anufacture in whole or in part without the express written permission ICAP Classification: FCP: FIUO: X P	UBI:
Designer: DESIGNER	Drawing		
Drawn by: DRAWN_BY	Page Ti	e: NOTE	
Approved: APPROVER	Size C	Document Number SCH-29032 PDF: SPF-29032	Rev B
	Date:	Wednesday, October 19, 2016 Sheet 12 of	13

i.MX6UL IOMUX

NAME	Default	ALTo	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	PAD DFU
TEST MODE POR BE POR BE SINCE PHILC ON REG SINCE PHILC STBY_EEQ SOOT MODE SINCE PHILC STBY_EEQ SINCE PHILD STBY_EEQ SINCE PHILC	CULTEST MODE SCLEDET, BORNES, WE, WAKEUP, ALARM ST. RESET, B. SHY, BEYNES, WAKEUP, ALARM ST. RESET, B. SHY, BEYNES, WAKEUP, ALARM ST. RESET, B. SHY, BEYNES, WAS TO I ST. RESET, B. SHY, B. SHY, ST. DI ST. RESET, B. SHY, ST. DI ST.	tou TEST MODE set NOR B se	gpt2.CLK PURE1 gpt2.COMPARE1 g	spdif, OUT sail 24X, SYNC sail 24X, SYNC sail 24X, SYNC sail 24X, SYNC sail 24X, DATA sail 24X,	anatop_ENET_REF_CLK_25M ccm_GUID2 ccm_GUID1 cci_GUID1 cc	ccm.PMIC_RDY ccm.WAIT P pwmfo_OUT pw	gpio2.IO 2 gpio2.IO 3 gpio2.IO (4 gpio2.IO (5) gpio2.IO (6) gpio2.IO (7) gpio2.IO (7) gpio2.IO (1) gpio2.IO (1) gpio2.IO (1) gpio2.IO (11) gpio2.IO (11) gpio2.IO (12) gpio2.IO (12)	sdma_EXT_EVENT[0] sdma_EXT_EVENT[1] sdma_EXT_EVENT[1] mda_LEFT mda	src. SYSTEM. RESET src.EARLY PRESET src.EARLY EXPERIENCE scapid. TESTER. TRIGGER scapid. TESTER. TRIGGER scapid. TESTER. TRIGGER spi. TES	griti.OUT spit2.OUT spit2.	100k PD 100k P

200		Micro	Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598			
fre	esca	Austin,				
	rocurement or r	proprietary to Freescale s nanufacture in whole or i ICAP Classifica	n part without the expre		mission	UBI:
Designer: DESIGNER	Drawin	Drawing Title: KIT6UL-1550EVM				
Drawn by: DRAWN_BY	Page T	Page Title: IOMUX				
U.		Document Number				
Approved: APPROVER	Size C	Document Number	SCH-29032 PDF: SI	PF-29032		