
FSM Example





FSM Example 1

```
always @ (state or acc or brake)
`timescale 1ns/10ps
                                  if (brake)
module fsm(clk,acc,brake,speed);
                                      case (state)
                                        stopped: next state<=stopped;
  input clk, acc, brake;
                                                 next state<=stopped;
                                        s low:
  output [1:0] speed;
                                        s high: next state<=s medium;
  reg [1:0] state, next state;
                                        s medium:next state<=s low;
                                        default: next state<=stopped;
  parameter stopped =2'b00;
                                      endcase
  parameter s low
                    =2'b01:
                                   else if (acc)
  parameter s medium=2'b10;
                                      case (state)
  parameter s high =2'b11;
                                        stopped: next state<=s low;
                                        s low:
                                                 next state<=s medium;
  assign speed=state;
                                        s medium:next state<=s high;
                                        s high: next state <= s high;
always @ (posedge clk)
                                        default: next state<=stopped;
  state <= next state;
                                      endcase
                                  else
                                    next state<=state;
                                 endmodule
```

