

Formal Methods for Security Gate Patterns

Mathematical Foundations for CVE-Surface Reduction

Author: Euman Engineer

Contact: opsec.ee@pm.me

February 2025

License: CC BY-NC 4.0 — <https://github.com/opsec-ee/euman-scanner/blob/main/LICENSE>

1 Gate Predicate Logic

Let S be the set of all observable program states. Let $\Omega = \{ 0, 1, X, Z \}$ be the 4-state gate output domain:

| | |
|---------------------------|------------------------------------|
| $0 \equiv \text{PASS}$ | precondition satisfied |
| $1 \equiv \text{FAIL}$ | violation detected |
| $X \equiv \text{UNKNOWN}$ | insufficient information to decide |
| $Z \equiv \text{INVALID}$ | gate inputs themselves are corrupt |

A gate G is a total function $G : S \rightarrow \Omega$ satisfying the totality requirement $\forall s \in S : G(s) \in \Omega$. No gate may be partial. If the gate cannot evaluate, it returns X or Z — never \perp .

GATE CLASS PREDICATES

Let $\text{ptr} \in \text{Addr}$, $\text{rc} \in \mathbb{N}$, $\text{buf} \in \text{Byte}^*$, $\tau \in \text{Type}$, $t \in \text{Time}$.

| | |
|---------------------------------------|---|
| $\phi_{\text{UAF}}(\text{ptr})$ | $\equiv \text{ptr} \in \text{Live} \wedge \text{rc}(\text{ptr}) > 0$ |
| $\phi_{\text{DF}}(\text{ptr})$ | $\equiv \text{ptr} \in \text{Live} \wedge \text{freed}(\text{ptr}) = \text{false}$ |
| $\phi_{\text{NUL}}(\text{ptr})$ | $\equiv \text{ptr} \neq 0x0 \wedge \text{page}(\text{ptr}) \in \text{Mapped}$ |
| $\phi_{\text{BOF}}(\text{buf}, i)$ | $\equiv 0 \leq i < \text{len}(\text{buf})$ |
| $\phi_{\text{TYP}}(\text{ptr}, \tau)$ | $\equiv \text{typeof}(\text{ptr}) \sqsubseteq \tau$ |
| $\phi_{\text{RAC}}(r, t)$ | $\equiv \neg \exists t' \in (t_{\text{check}}, t_{\text{use}}) : \text{mut}(r, t')$ |
| $\phi_{\text{REF}}(\text{rc})$ | $\equiv \text{rc} < \text{RC_MAX} \wedge \text{rc} \geq 0$ |

Gate evaluation:

$$G(s) = \begin{cases} 0 & \text{if } \phi(s) = \text{true} \\ 1 & \text{if } \phi(s) = \text{false} \\ X & \text{if } \phi(s) \text{ is undecidable at runtime} \\ Z & \text{if inputs to } \phi \text{ are themselves corrupt} \end{cases}$$

UNIVERSAL INVARIANT

For any function **f** protected by gate set $\Gamma = \{G_1, \dots, G_n\}$:

$$\text{pre}(f) \equiv \bigwedge (G_i(s) = 0) \quad \text{for } i = 1 \text{ to } n$$

Execution of **f** proceeds if and only if all gates pass.

COMPOSITION ALGEBRA

Gate conjunction, where \triangleright denotes sequential check:

$$(G_1 \triangleright G_2)(s) = \begin{cases} G_1(s) & \text{if } G_1(s) \neq 0 \\ G_2(s) & \text{if } G_1(s) = 0 \end{cases}$$

Short-circuit:

$$\begin{aligned} G_1(s) = 1 & \quad \square \quad (G_1 \triangleright G_2)(s) = 1 && \text{fail-fast} \\ G_1(s) = Z & \quad \square \quad (G_1 \triangleright G_2)(s) = Z && \text{corruption propagates} \end{aligned}$$

Ordering on Ω (failure lattice): $Z > 1 > X > 0$. For a gate vector $\Gamma = \langle G_1, \dots, G_n \rangle$:

$$\Gamma(s) = \max(G_1(s), G_2(s), \dots, G_n(s))$$

The worst violation dominates.

2 Object Lifetime State Machine

Use-after-free and double-free are illegal transitions in the object lifecycle. Gates enforce transition guards.

DEFINITION

$$M = (Q, \Sigma, \delta, q_0, F)$$

$$Q = \{ A, R, D, F, \perp \}$$

A = Allocated memory obtained, not yet referenced
 R = Referenced at least one live reference exists
 D = Dereferenced all references released, $rc = 0$
 F = Freed memory returned to allocator
 \perp = Error illegal state – vulnerability triggered

$$q_0 = A \quad \text{initial state}$$

$$F = \{ F \} \quad \text{accepting states}$$

$$\perp \text{ absorbing: no transitions out}$$

$$\Sigma = \{ \text{alloc, ref, deref, free, access} \}$$

TRANSITION FUNCTION $\delta : Q \times \Sigma \rightarrow Q$

| | | |
|----------------------------|-----------|-----------------------------|
| $\delta(A, \text{ref})$ | $= R$ | |
| $\delta(A, \text{free})$ | $= F$ | |
| $\delta(A, \text{deref})$ | $= \perp$ | |
| $\delta(A, \text{access})$ | $= \perp$ | |
| $\delta(R, \text{ref})$ | $= R$ | $rc \leftarrow rc + 1$ |
| $\delta(R, \text{deref})$ | $= R$ | if $rc - 1 > 0$ |
| $\delta(R, \text{deref})$ | $= D$ | if $rc - 1 = 0$ |
| $\delta(R, \text{access})$ | $= R$ | |
| $\delta(R, \text{free})$ | $= \perp$ | UAF-001 / CWE-416 |
| $\delta(D, \text{free})$ | $= F$ | |
| $\delta(D, \text{ref})$ | $= \perp$ | |
| $\delta(D, \text{deref})$ | $= \perp$ | |
| $\delta(D, \text{access})$ | $= \perp$ | UAF-001 / CWE-416 |
| $\delta(F, \text{alloc})$ | $= A'$ | reallocation |
| $\delta(F, \text{ref})$ | $= \perp$ | UAF-001 / CWE-416 |
| $\delta(F, \text{access})$ | $= \perp$ | UAF-001 / CWE-416 |
| $\delta(F, \text{free})$ | $= \perp$ | DF-001 / CWE-415 |
| $\delta(\perp, \sigma)$ | $= \perp$ | $\forall \sigma \in \Sigma$ |

GATE AS TRANSITION GUARD

For any transition $\delta(q, \sigma)$ where $\delta(q, \sigma)$ could reach \perp :

$$\begin{aligned} \delta_{\text{guarded}}(q, \sigma) &= \delta(q, \sigma) && \text{if } G_{\sigma}(s) = 0 \\ &= q && \text{if } G_{\sigma}(s) \neq 0 \quad \text{block and log} \end{aligned}$$

SAFETY THEOREM

If every transition into \perp is guarded by a gate G where $G(s)$ is evaluated before δ , then: \forall reachable states $q : q \neq \perp$

Proof. By induction on transition sequences. Base case: $q_0 = A \neq \perp$. Inductive step: assume $q_n \neq \perp$. If $\delta(q_n, \sigma) = \perp$, then G_{σ} fires and the transition is blocked, so $q_{n+1} = q_n \neq \perp$. \square

REFCOUNT INVARIANT

For any object o with reference count $rc(o)$:

$$\text{INV_REF}(o) \equiv 0 \leq rc(o) \leq \text{RC_MAX}$$

where $\text{RC_MAX} = 2^{31} - 1$

REF-001 gate enforces:

| | | |
|----------------------------|--|----------------------|
| $\text{pre}(\text{ref})$ | $: rc(o) < \text{RC_MAX}$ | overflow prevention |
| $\text{pre}(\text{deref})$ | $: rc(o) > 0$ | underflow prevention |
| $\text{pre}(\text{free})$ | $: rc(o) = 0 \wedge \text{state}(o) = D$ | |

BIJECTIVE CONTRACT

For a function $f : X \rightarrow Y$ protected by gate G :

$$\{ G(s) = 0 \} \quad f(x) \quad \{ G(s') = 0 \}$$

If the gate passes before f and f preserves the invariant, then the gate passes after f . This is the gate stability property — correct code cannot cause a gate to spontaneously transition from PASS to FAIL.

3 TOCTOU / RACE-001 Temporal Logic

Race conditions require reasoning over time. We formalize using linear temporal logic over discrete execution steps.

TEMPORAL MODEL

Let $T = \{t_0, t_1, t_2, \dots\}$ be a discrete timeline of execution steps across all threads. For resource r :

```
val(r, t) = value of r at time t
mut(r, t) = true iff r is mutated at time t
```

TOCTOU WINDOW

A check-use pair (c, u) on resource r defines:

```
W(c, u) = { t ∈ T : t_c < t < t_u }

TOCTOU safety predicate:
  SAFE(r, c, u) ≡ ∀t ∈ W(c, u) : ¬mut(r, t)

RACE-001 gate:
  φ_RAC(r, c, u) = SAFE(r, c, u)
```

LTL SPECIFICATION

Let p = resource checked, q = resource used, m = resource mutated.

Safety property:

```
□(p → (¬m U q))

Globally, if r is checked, then r is not mutated until r is used.
```

Violation witness:

```
◇(p ∧ ◇(m ∧ ¬q ∧ ◇q))

Eventually r is checked, then eventually mutated before use,
and then used with stale data.
```

WINDOW CONTRACTION THEOREM

Let n be the number of interleaving points in window $W(c, u)$ and let $f_{\text{mut}}(r)$ be the per-step probability of mutation on resource r by any thread θ_j ($j \neq i$).

WINDOW CONTRACTION THEOREM

The probability of a TOCTOU violation on resource r over window $W(c, u)$ is bounded by: $P(\text{race}) = 1 - (1 - f_{\text{mut}}(r))^n$ where $n = |W(c, u)| = t_u - t_c$.

$$P(\text{race}) = 1 - (1 - f_{\text{mut}}(r))^n$$

where $n = |W(c, u)| = t_u - t_c$ interleaving points

First-order approximation ($f_{\text{mut}}(r) \ll 1$):

$$P(\text{race}) \approx n \times f_{\text{mut}}(r)$$

Proof. At each interleaving point $t \in W(c, u)$, the probability that no mutation occurs is $(1 - f_{\text{mut}}(r))$. The n points are independent scheduling decisions. Therefore $P(\text{safe}) = (1 - f_{\text{mut}}(r))^n$ and $P(\text{race}) = 1 - P(\text{safe}) = 1 - (1 - f_{\text{mut}}(r))^n$. By Bernoulli's inequality, for $f_{\text{mut}}(r) \ll 1$: $(1 - f_{\text{mut}}(r))^n \approx 1 - n \times f_{\text{mut}}(r)$, yielding the linear bound. \square

Corollary. $P(\text{race})$ is monotonically increasing in both n and $f_{\text{mut}}(r)$. Reducing either reduces vulnerability exposure.

Mitigation strategies follow directly:

| | | |
|-------------|--|--|
| Strategy 1: | Minimize n | contract W |
| | $n \rightarrow 1$ | $\square P(\text{race}) \rightarrow f_{\text{mut}}(r)$ |
| Strategy 2: | Eliminate f_{mut} | hold mutex on r during W |
| | $f_{\text{mut}} \rightarrow 0$ | $\square P(\text{race}) \rightarrow 0$ |
| Strategy 3: | REAR verification | detect post-hoc |
| | does not reduce $P(\text{race})$, but guarantees detection: | |
| | REAR asserts $\text{val}(r, t_c) = \text{val}(r, t_u)$ | |
| | violation \square RACE-001 fires retroactively | |

Strategies 1 and 2 reduce $P(\text{race})$ directly. Strategy 3 accepts the race window but guarantees no undetected exploitation — the REAR sidecar provides the completeness bound.

INTERLEAVING SEMANTICS

Let $\theta = \{\theta_1, \theta_2, \dots, \theta_n\}$ be the set of active threads. RACE-001 is violated iff:

$$\begin{aligned} \exists \sigma \in \text{Interleavings}(\theta) : \\ \exists (c, u) \in \sigma|_{\theta_i}, \exists m \in \sigma|_{\theta_j} \quad (i \neq j) : \\ t_c < t_m < t_u \quad \wedge \quad \text{target}(m) = \text{target}(c) \end{aligned}$$

Gate coverage: a gate set Γ is RACE-COMPLETE for resource set \mathbf{R} iff:

$$\forall r \in \mathbf{R}, \forall (c, u) \text{ on } r : \exists G \in \Gamma : G \text{ validates SAFE}(r, c, u)$$

4 Overhead Cost Model

Security levels form a lattice. Gate activation is monotonic over this lattice. The compile-out property guarantees zero cost at the bottom.

SECURITY LEVEL LATTICE

$$\begin{aligned} L &= \{ \text{NONE}, \text{BASIC}, \text{STANDARD}, \text{PARANOID} \} \\ \text{NONE} &\sqsubseteq \text{BASIC} \sqsubseteq \text{STANDARD} \sqsubseteq \text{PARANOID} \\ L &\text{ forms a total order (lattice with } \sqcap = \min, \sqcup = \max). \end{aligned}$$

GATE ACTIVATION FUNCTION

Let $\square\square = \{\text{UAF}, \text{DF}, \text{NULL}, \text{BOF}, \text{TYPE}, \text{RACE}, \text{REF}\}$ be all gate classes. Define activation $\alpha : L \rightarrow \square\square(\square\square)$:

$$\begin{aligned} \alpha(\text{NONE}) &= \emptyset \\ \alpha(\text{BASIC}) &= \{ \text{REF}, \text{TYPE} \} \\ \alpha(\text{STANDARD}) &= \{ \text{REF}, \text{TYPE}, \text{BOF}, \text{NULL} \} \\ \alpha(\text{PARANOID}) &= \square\square \quad \text{all gates plus canaries} \\ \text{Monotonicity: } l_1 &\sqsubseteq l_2 \quad \square \quad \alpha(l_1) \subseteq \alpha(l_2) \end{aligned}$$

COST FUNCTION

$$\text{Cost}(f, l) = f_i \times \sum \{ c_j : G_j \in \Gamma_f \cap \alpha(l) \}$$

$$\text{Overhead}(l) = \sum_f \text{Cost}(f, l) / \text{Baseline}$$

Measured bounds:

| | | |
|--------------------|-------|-----------------------------|
| Overhead(NONE) | = 0% | proven below |
| Overhead(BASIC) | ≈ 5% | REF + TYPE only |
| Overhead(STANDARD) | ≈ 10% | plus bounds checks |
| Overhead(PARANOID) | ≈ 20% | all gates + memory canaries |

COMPILE-OUT THEOREM

Claim: $\text{Overhead}(\text{NONE}) = 0$ exactly.

Proof. $\alpha(\text{NONE}) = \emptyset$ by definition. $\implies \forall f : \Gamma_f \cap \alpha(\text{NONE}) = \emptyset$ (intersection with \emptyset). $\implies \forall f : \text{Cost}(f, \text{NONE}) = 0$ (empty sum). $\implies \text{Overhead}(\text{NONE}) = 0/B = 0$. \square

Implementation: `GATE_CHECK(id, ...)` expands to `((void)0)` when `SECURITY_LEVEL = NONE`. Any C++ optimizer with dead code elimination removes this entirely.

COST ORDERING

$$l_1 \sqsubseteq l_2 \implies \text{Overhead}(l_1) \leq \text{Overhead}(l_2)$$

Cost is monotonically non-decreasing with security level. You pay strictly for what you enable.

5 Sidecar Composition

The three-thread sidecar model as a formal pipeline with verification completeness.

PIPELINE MODEL


```

FRONT :  $S \rightarrow S \times \text{Hint}$ 
LEAD  :  $S \times \text{Hint} \rightarrow S'$ 
REAR  :  $S \times S' \rightarrow \{ \checkmark, \times \}$ 

```

Pipeline composition:

```

(h, s1) = FRONT(s0)      predict and prefetch
s2      = LEAD(s1, h)    authoritative execution
result   = REAR(s1, s2)  postcondition verification

```

FRONT is advisory: $\forall h : \text{LEAD}(s, h) = \text{LEAD}(s, \perp)$
Hints improve performance, not correctness.

REAR VERIFICATION SEMANTICS

REAR checks a set of postconditions $\Pi = \{\pi_1, \dots, \pi_k\}$:

```

REAR(s, s') =  $\bigwedge \pi_i(s, s')$     for  $i = 1$  to  $k$ 

 $\pi_{\text{UAF}}(s, s') \equiv \forall \text{ptr freed in } s \rightarrow s' : \text{rc}(\text{ptr}, s) = 0$ 
 $\pi_{\text{BOF}}(s, s') \equiv \forall \text{write}(\text{buf}, i) \text{ in } s \rightarrow s' : i < \text{len}(\text{buf}, s)$ 
 $\pi_{\text{RAC}}(s, s') \equiv \forall (c, u) \text{ in } s \rightarrow s' : \text{val}(r, t_c) = \text{val}(r, t_u)$ 
 $\pi_{\text{TYPE}}(s, s') \equiv \forall \text{cast}(\text{ptr}, \tau) \text{ in } s \rightarrow s' : \text{typeof}(\text{ptr}, s) \sqsubseteq \tau$ 

```

VERIFICATION COMPLETENESS

REAR is complete for gate set $\square\square$ iff:

```

 $\forall G \in \square\square, \forall (s, s') :$ 
  G would have returned 1 on some sub-state of  $s \rightarrow s'$ 
   $\square \text{ REAR}(s, s') = \times$ 

```

DEFENSE IN DEPTH THEOREM

Let Γ_{pre} be gates checked before LEAD. Let Π_{post} be REAR postconditions. If Π_{post} is complete for $\square\square$, then: \forall vulnerability $v \in \square\square : v$ is caught by Γ_{pre} (before damage) $\vee v$ is caught by Π_{post} (after execution, before propagation). No vulnerability in the gate taxonomy escapes both layers.

VIEWER-SPECIFIC MAPPING

| | | |
|-------|---------------------------|--|
| FRONT | → Interest List / LOD | $h = \text{prefetch_hints}(s)$ |
| LEAD | → Main Loop (render, sim) | $s' = \text{execute}(s, h)$ |
| REAR | → (does not exist yet) | $\text{result} = \text{verify}(s, s')$ |

Composition guarantee:

$$\text{REAR}(\text{LEAD}(s, \text{FRONT}(s))) \sqsubseteq \sqsubseteq \pi \in \Pi$$

When REAR returns \sqsubseteq : gate fires retroactively, state is rolled back or quarantined, and the violation is logged with full (s, s', π) context.

Notation Reference

| | | | |
|-------------------|-----------------|------------------|----------------------|
| \forall | for all | \exists | there exists |
| \wedge | logical AND | \vee | logical OR |
| \neg | logical NOT | \Rightarrow | implies |
| \Leftrightarrow | if and only if | \in | element of |
| \subseteq | subset of | \sqsubseteq | subtype of |
| \emptyset | empty set | $\mathcal{P}(X)$ | power set of X |
| \square | conjunction | \models | satisfies / models |
| \Box | always (LTL) | \Diamond | eventually (LTL) |
| U | until (LTL) | \perp | bottom / undefined |
| \circ | fn composition | \parallel | parallel composition |
| \triangleright | sequential gate | \blacksquare | end of proof |
| \sqcap | lattice meet | \sqcup | lattice join |
| \mathbb{N} | natural numbers | Ω | gate output domain |
| α | gate activation | δ | transition function |
| σ | execution trace | Θ | thread set |
| Γ | gate set | Π | postcondition set |
| φ | gate predicate | π | postcondition pred |