

Indian Institute of Technology (IIT-Kharagpur)

AUTUMN Semester, 2023

COMPUTER SCIENCE AND ENGINEERING

Computer Organization and Architecture Laboratory

Instructions: Make one submission per group in the form of a single zipped folder containing your source file(s). Name your submitted zipped folder as `Assgn_1_Grp_GroupNo.zip` and (e.g. `Assgn_1_Grp25.zip`). Inside each submitted source files, there should be a clear header describing the assignment no., problem no., semester, group no., and names of group members. The file name should be of the format `QuestionNo_Grp_GroupNo.s` (e.g. `Q1_Grp_25.s`). Liberally comment on your code to improve its comprehensibility.

Verilog Assignment 7: Design and synthesize a 32-bit processor using Verilog

Design a 32-bit RISC-like processor in Verilog with the following specifications:

- ✓ Sixteen 32-bit general-purpose registers R0..R15, organized as a register bank with two read ports and one write port.
 - R0 is a special read-only register that is assumed to contain the fixed value of 0.
- ✓ Memory is byte addressable with a 32-bit memory address. For simplicity, in this design we shall assume that all operations are on 32-bit data, and all loads and stores occur from memory addresses that are multiples of 4.
- ✓ A 32-bit program counter PC
- ✓ A 32-bit stack pointer SP
- ✓ Addressing modes to be supported:
 - a) Register addressing
 - b) Immediate addressing
 - c) Base addressing for accessing memory (with any of the registers used as base register)
 - d) PC relative addressing for branch
 - e) SP relative addressing
- ✓ The following instruction set has to be implemented:
 - a) Arithmetic and logic instructions: ADD, SUB, AND, OR, XOR, NOT, SLA, SRA, SRL.
There are corresponding immediate addressing versions with a suffixing "I" (like ADDI, SUBI, etc.). Assume that all shift instructions can have either 0 (no shift) or 1 (1-bit shift) as operand. Some example uses are as follows:

```
ADDI R3, #25      // R3 <= R3 + 25
ADDI R5, #-1      // R5 <= R5 - 1
ADD  R1, R2, R3    // R1 <= R2 + R3
SLA  R5, R7        // R5 <= R5 << R7[0]
```

Imm. would be 2 operand

$\xrightarrow{1 \text{ or } 0}$
SLAI R5, #1 // R5 <= R5 << 1
SUBI SP, #64 // SP <= SP - 64

- b) Load and store instructions: LD, ST, LDSP, STSP (all load and stores are 32-bits) and use register indexed addressing (any of the registers R1..R15 or SP can be used). Some example uses are as follows:

LD R2, 10(R6) // R2 <= Mem[R6+10]
ST R2, -2(R11) // Mem[R11-2] <= R2
LDSP SP, 0(R2) // SP <= Mem[R2+0]
STSP SP, 100(R7) // Mem[R7+100] <= SP

*Load & store only on words
(not byte or h-byte)*

- c) Branch instructions: BR, BMI, BPL, BZ. Some example uses are as follows:

BR #10 // PC <= PC + 10
BMI R5, #-10 // PC <= PC - 10 if (R5 < 0)
BPL R5, #30 // PC <= PC + 30 if (R5 > 0)
BZ R8, #-75 // PC <= PC - 75 if (R8 = 0)

- d) Stack instructions: PUSH, POP, CALL, RET. Any registers R1..R15 can be used for PUSH and POP. Some example uses are as follows:

PUSH R6 // Push R6 in the stack
POP R10 // Pop from stack and store in R10
CALL #1000 // SP <= SP - 4; Mem[SP] <= PC + 4;
 PC <= PC + 1000

*Decrement Push
pop increment*

*branch to the
address &
push current
addr. onto the
stack.*

RET // PC = Mem[PC]; SP <= SP + 4
Pop the addr & go back

- e) Register to register transfer: MOVE. Some example uses are as follows:

MOVE R10, R5 // R10 = R5
MOVE R2, R0 // R2 = R0
MOVE R7, SP // R7 = SP

- f) Program control: HALT, NOP. The **HALT** instruction waits for an interrupt on an input pin "INT". **NOP** is a dummy instruction that performs no operation.

Steps of implementation:

- Design the ALU in structured Verilog covering all the functions as required to implement the above instruction set architecture. Write a test bench to verify the functionality through simulation, and also test it by downloading the design on the FPGA kit.

as efficient as you can

(Deadline for submission: 04/10/2023)

- Design the instruction format for the processor. Make relevant assumptions where necessary, clearly mentioning the same in the documentation with justifications. Provide the (overall schematic diagram) of the data path, and also the (detailed design of the control unit of the processor.)

(Deadline for submission: 11/10/2023) *only hardware control unit
(Microprogram " " not needed)*

- Implement the register bank and integrate the same with the ALU module as designed earlier. Hence write a top-level module for testing the modules by implementing operations like:

Rx = Ry op Rz (Reg bank + ALU) → to test a top-level TB needed.

where Rx, Ry, Rz and op can be specified from outside. Also download the design on FPGA and test for the correct operation.

(Deadline for submission: 18/10/2023)

4. Implement memory as a one-dimensional register array. Complete the processor design by going through the following steps:

- Implement the data path using structural design methodology.
- Prepare a table depicting the (sequence of) RTL micro-operations corresponding to typical instructions like ADD, ADDI, LD, ST, BMI, MOVE, CALL and RET, along with the corresponding control signals required at every step.
- Implement the control path using behavioural design of the required FSM.
- Download the design on FPGA and test the functionality.

↳ 32 bit processor should be working

(Deadline for submission: 08/11/2023)

5. Write test benches corresponding to any two of the following problems:

- Find the GCD of two integers
- Multiply two integers using Booth's algorithm
- Sort a set of 10 integers using bubble sort

} Run on the processor

At least 2
of same
complexity

(Deadline for submission: 13/11/2023)

Div-255 Circuit



$$y = \frac{x}{255}$$

$$x = 255y + r$$

$$y = 256y - x + r$$

$$y = 256y + \tilde{x} + r$$

(0 - 254)
8 bit number



→ Stopping when we have the req. q