{"payload":{"header_redesign_enabled":false,"results":[{"id":"1140627","archived":false,"color":"#3572A5","followers":10,"has_funding_file":false,"hl_name":"optixx/mycpu","hl_trunc_description":"Simple cpu in Verilog + Assembler in c and python","language":"Python","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":1140627,"name":"mycpu","owner_id":40823,"owner_login":"optixx","updated_at":"2010-12-05T16:22:31.000Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":106,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aoptixx%252Fmycpu%2B%2Blanguage%253APython","metadata":null,"csrf_tokens":{"/optixx/mycpu/star":{"post":"STAf92j3K7U9wP13b_CUQwfhTa6Ka_onNGY-f0q6zLTFbGUV7t6CKuz2JgrVFyyapDdYTwJuJRPGvlfrOmTaCw"},"/optixx/mycpu/unstar":{"post":"Ir8niRPemLREpH9qE-NqsUKKyuMcRtC8hSRFhHcWwNbyTQ2xzmH7PcqfL3_oCdztA4_JwSGN7YJ5j3K3_EI38Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"QqzbNKDZ3yLliIwl4ATu9F_cTkMRaTwWxQzOFDwyw0PkhyvI0jU__BghZxJe1WFP_ias0lwbhLNOw9z2xDW-_w"}}},"title":"Repository search results"}