



OA-II Payload Modules General Architecture

ES00005

Rev: A01
Jinzhi Cai
2019-07-27

Table of Contents

1	Introduction	2
1.1	Scope	2
1.2	Purpose	2
1.3	Relevant Documents	2
1.4	Revision History	2
2	System State Machine	3
2.0.1	Initialization	3
2.0.2	Launch-Ready	3
2.0.3	Mid-Flight	3
2.0.4	Post-Flight	3
2.0.5	Failure-Safe	3
3	Payload Modules General Setting	4
3.1	Interface	4
3.2	Power	4
3.3	Storage	4
4	Computing and Operation Module	5
4.1	Main Control Unit	5
4.2	Failure Recovery Unit	6
4.3	Sensor Fusion Unit	6
4.4	Module Chip Selection	8
4.5	Product Code	8
5	Telecommunication and Acquisition Module	9
5.1	Data Record Unit	9
5.2	Telecommunication Unit	9
5.3	Data Acquisition Unit	9
5.4	Module Chip Selection	10
5.5	Product Code	10
6	Power and Actuator Module	11
6.1	Power Manager Unit	11
6.2	Pyrotechnic Power Unit	11
6.3	Actuator Power Unit	12
6.4	Module Chip Selection	12
6.5	Product Code	12

1 Introduction

1.1 Scope

All the hardware and software structure in this document is the fundamental across all version of OA-II VEH Payload Modules. **Each version might have modification above this version, please review relevant document.**

1.2 Purpose

This document include the design general detail of ORBiT Avionics System II Vehicle Electronics Payload Modules such as software and hardware structure and block diagram.

1.3 Relevant Documents

ER00002 ORBiT Avionics System II Requirements

ES00002 ORBiT Avionics System II Architecture

ES00003 OA-II Vehicle Electronics (VEH) System Architecture

DR00001 OA-II Backplane Bus System

DR00002 OA-II VEH Camera System Design

DR00003 OA-II VEH COM System Design

DR00004 OA-II VEH TAM System Design

DR00005 OA-II VEH PAM System Design

1.4 Revision History

Rev	Author	Approver	Changes	Date
A01	Jinzhi Cai	Jinzhi Cai	Initial draft	2019-7-22

Table 1: Summary of Revision History

2 System State Machine

2.0.1 Initialization

In the initialization stage, OA-II VEH COM MCU(Main Control Unit) will sense all the on board device and running a check to exam all the device is functioning correctly. During this stage, all the command and the reply will happen in the Command bus, and each device will start to configuring the data bus interface. The final checking message will send from the MCU via the command bus and reply by each device via data bus.

2.0.2 Launch-Ready

After the initialization stage, the whole vehicle will be into launch ready stage. In this stage, all the ignition process will download to all the unit via command bus and waiting for synchronize ignition signal. All the sensor will running in full speed and deliver data into MCU to monitor vehicle status via the data bus.

2.0.3 Mid-Flight

After the ignition, all the sensor will running in full speed and deliver data into MCU to monitor vehicle status and recording via the data bus. Command Bus will be in the standby mode to be ready to emergent messege to passby.

2.0.4 Post-Flight

After landing, the MCU will do a final checking to all existing units via the Command bus before turn all the sensor unit power off. The data bus will be off during the whole landing process.

2.0.5 Failure-Safe

This stage will be control by the Failure Recovery Unit. When MCU lost control or any failure scenario has been detected, The FRU will boardcast **Failure-Safe** signal to any existing bus. When a unit receive this signl, it will load the failure countermeasure that solidify in the core memory. The whole vehicle will try it best for saft landing recovery. Any additional feature will turn off to prevent further damage.

3 Payload Modules General Setting

3.1 Interface

3.2 Power

3.3 Storage

4 Computing and Operation Module

4.1 Main Control Unit

Main Control Unit contain:

- SoC FPGA that contain estimated 80kLUT and 800MHz to 1GHz processor
- Power manager chip
- Four low temperture sensors for electronics
- Three axis IMU for Spare
- Barometer for Spare
- 2Gbit DRAM for SoC
- 4GB Storage Media(flash)
- 64GB Storage Media(SD card)
- Low Power Radio
- RTC
- Diagnosis Connector

The SoC FPGA will be use as the main processor and come with few sensor attach with it. Those sensor is monitor the status of the SoC FPGA and spare for the critical sensors.

The power manger IC will be able to convert 28V main power to the processor required standard. The main power rail will contain two main power line. Each line will need a power manager IC and a IC that can switch between those two power supply.

All the onboard analog sensor will connect to an 10KHz 16bit AD on the MCU and connect to the main processor. All the sensor will be up and running before **Launch Ready** status.

The RTC and Diagnosis Connection should be always on during the flight and if any of them lost the connection. The FRU will active and cutoff the MCU.

Each second, one Vehicle Status Report will be create and save to the storage media. It include all the sensor data during this time and a brief status exam. Main program file will stoage in the flash because the SD card might disconnect during the flight because of the vibration. The SD card is majorly for data logging.

4.2 Failure Recovery Unit

Failure Recovery Unit contain: ¹

- SoC FPGA that contain estimated 80k LUT and 800MHz to 1GHz processor
- Power manager chip
- Four low temperture sensors for electronics
- Three axis IMU for Spare
- Barometer for Spare
- 2Gbit DRAM for SoC
- 4GB Storage Media(flash)
- 64GB Storage Media(SD card)
- Low Power Radio
- Diagnosis Connector

The FRU will have the same hardware structure compare with the MCU. It mainly have two jobs. The first job is execute the same command with MCU but not send it out, those command will only use for check the MCU is sending the same command as the plan. The second job is get the MCU information from the Diagnosis Connection to exam the main controller status and detect failure scenario for execute emergent cutoff.

4.3 Sensor Fusion Unit

- SoC FPGA that contain Cortex - A53 or same level processor
- Special DSP chip for data analysis
- Power manager chip
- Four low temperture sensors for electronics
- Three axis IMU for Spare
- Barometer for Spare
- 4GB Storage Media(flash)
- Minimum 4Gbit DDR3 or DDR4 memory

¹The same with the MCU

The Sensor Fusion Unit is use as a co-processor that will help MCU analyze the raw data from the DAU. It will have a SoC for the control and communicational processor and a special DSP for the data analysis. It will have software define direct connection with the MCU and will take over the communicaiton COM with the TAM DAUs.²

²This unit will not be available in the first version.

4.4 Module Chip Selection

Chip Name	Price	Feature/Description	Unit Belongs
XC7Z030	\$331.5	Processor	MCU/FRU
TLV62130RGT	\$2	Processor Power	MCU/FRU
TPS51200	\$1	Processor Power	MCU/FRU
SPX3819M5-3-3	\$0.6	Processor Power	MCU/FRU
DDR3 16bit	\$13	Memory	MCU/FRU
QSPI flash	\$20	Flash Memory	MCU/FRU
SDcard Slot	\$1	SDcard Slot	MCU/FRU
		Three axis IMU	MCU/FRU
		Barometer	MCU/FRU
		Low Power Radio	MCU/FRU

Table 2: Summary of Revision History

4.5 Product Code

OA2-COM-UUU-XXX-[YY-Z]

UUU Unit Code

XXX The version number. More detail please see relevant document.

YY Designer name.

Z Revision number.

example: OA2-COM-MCU-N01-[JC-I]

First generation Computing and Operation Module Main Control Unit design by Jinzhi Cai.

5 Telecommunication and Acquisition Module

5.1 Data Record Unit

Data Record Unit contain:

- SoC FPGA that contain 20kLUT and running in 700MHz
- SoC power
- Duel SDcard

TBD³

5.2 Telecommunication Unit

Telecommunication Unit contain:

- Spartan-7 FPGA that estimated contain estimated 20K LUT
- QSPI flash
- FPGA power
- Radio Module

The FPGA in the unit will translate data that send form the COM units to the standard that the radio module able to receive. When this unit failure before **Mid-Flight** status, the launch will terminate.

5.3 Data Acquisition Unit

Data Acquisition Unit:

- FPGA that contain 200k-300k LUT
- 2Gbit DRAM for FPGA
- Multi-purpose Extension Interface

³This unit will not be available in the first version.

5.4 Module Chip Selection

Chip Name	Price	Feature/Description	Unit Belongs
-----------	-------	---------------------	--------------

Table 3: Summary of Revision History

5.5 Product Code

OA2-TAM-UUU-XXX-[YY-Z]

UUU Unit Code

XXX The version number. More detail please see relevant document.

YY Designer name.

Z Revision number.

example: OA2-TAM-DAU-N01-[JC-I]

First generation Telecommunication and Acquisition Module Data Acquisition Unit design by Jinzhi Cai.

6 Power and Actuator Module

6.1 Power Manager Unit

Power Manager Unit contain:

- Spartan-7 FPGA that estimated contain estimated 20k LUT
- 10kHz 16bit AD
- NTC temperture sensors $\times 4$ (batteries)
- Current sensors $\times 4$ (batteries)
- Current sensors $\times 4$ (output)
- Power convertor up to 28V 300W
- 10C battery monitor

The power manage unit contain two part. The battery part will need to monitor the status of batteries and able to change the batteries via the launch pad. It also need to report the batteries to the MCU when it needed. The output part is convert batteries power to the backplane. It also monitor the whole VEH power usage.

Module Unit	Processor	Power
COM MCU	Zynq 7030	30W
COM FRU	Zynq 7030	30W
TAM TCU	Spartan-7	20W
TAM DAU	Spartan-7	20W $\times 10$ (MAX)
Summary		280W

Table 4: Summary of Revision History

6.2 Pyrotechnic Power Unit

Pyrotechnic Power Unit contain:

- Spartan-7 FPGA that contain estimated 20k LUT
- 10kHz 16bit AD
- Current sensors $\times 4$ (pyros)

6.3 Actuator Power Unit

Actuator Power Unit contain:

- Spartan-7 FPGA that estimated contain 20k LUT
- 10kHz 16bit AD
- Deployment sensors ×4
- 20kHz PWM Crystal
- Motor driver 5-10 channel

6.4 Module Chip Selection

Chip Name	Price	Feature/Description	Unit Belongs
-----------	-------	---------------------	--------------

Table 5: Summary of Revision History

6.5 Product Code

OA2-PAM-UUU-XXX-[YY-Z]

UUU Unit Code

XXX The version number. More detail please see relevant document.

YY Designer name.

Z Revision number.

example: OA2-PAM-PMU-N01-[JC-I]

First generation Power and Actuator Module Power Manager Unit design by Jinzhi Cai.