



A

A



B

B



C

C


D

D

Title		
Size	Number	Revision
A		
Date: 6/10/2021	Sheet of	
File: C:\Users\.\ext.SchDoc	Drawn By:	

A

A



B

B

C

C

D


D

Title

Size	Number	Revision
A		

Date:	6/10/2021	Sheet of
File:	C:\Users\.\fpga_config.SchDoc	Drawn By:


A




B

## I2C addrs:

0b1010000: EEPROM  
0b1001000: ADC  
0b0110000: Greenpak LDO  
0b0101000: Greenpak LED





C



Title		
Size	Number	Revision
A		
Date: 6/10/2021	Sheet of	
File: C:\Users\.\fpga_left.SchDoc	Drawn By:	

D




Title

Size

A

Size	Number	Revision
Date:	6/10/2021	Sheet of
File:	C:\Users\.\fpga_right.SchDoc	Drawn By:



A

A

B



B

C

C


D

D



Title		
Size	Number	Revision
A		
Date: 6/10/2021	Sheet of	
File: C:\Users\.\hyperram.SchDoc	Drawn By:	


A



B

A

C



D

Title

Size

A

Number

Revision

Date:

6/10/2021

Sheet of

File:


C:\Users\.\led.SchDoc

Drawn By:


C

D


A





B



C



D





Title

Size



A

Size	Number	Revision
A		
Date: 6/10/2021 File: C:\Users\...\power.SchDoc		Sheet of Drawn By:


A



B



C



D



Title

Size



A

Size	Number	Revision
A		
Date: 6/10/2021	Sheet of	
File: C:\Users\.\target io.SchDoc	Drawn By:	



A



B



C



D

Title

Size  
A

Number


Revision

Date: 6/10/2021

Sheet of

File: C:\Users\...\target\_power.SchDoc

Drawn By:



Title

Size  
A

Number

Revision


Date: 6/10/2021

Sheet of


File: C:\Users\...\target\_vt.SchDoc

Drawn By:

A



B



C

D

Title

Size  
A

Number


Revision


Date: 6/10/2021

Sheet of


File: C:\Users\...\usb.SchDoc


Drawn By:





2





# ORBTRACE-MINI

r1.0

FPGA JTAG

JTDO

JTDR

JTCK

JTMS

SND

C62

C60

C63

C61

P5

R19

R20

R17

R18

R15

R16

U6

108

107

106

105

104

103

102

101

100

99

98

97

96

95

94

93

92

91

90

89

88

87

86

85

84

83

82

81

80

79

78

77

76

75

74

73

72

71

70

69

68

67

66

65

64

63

62

61

60

59

58

57

56

55

54

53

52

51

50

49

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

16

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3</p

