{"payload":{"header_redesign_enabled":false,"results":[{"id":"691113156","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"ordinaryguy22/16-bit-processor","hl_trunc_description":"A barebones processor made as a semester project for my computer organization course","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":691113156,"name":"16-bit-processor","owner_id":102578023,"owner_login":"ordinaryguy22","updated_at":"2023-09-13T14:24:59.129Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":80,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aordinaryguy22%252F16-bit-processor%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ordinaryguy22/16-bit-processor/star":{"post":"m90ZNjvov4ju1iTiQaUQWiQIPEzDkjZJCEbTHI3KIIwdqZ6lrpcH_B9DpX1K2mRabNyTFdZev4QPPJrMVPKwNg"},"/ordinaryguy22/16-bit-processor/unstar":{"post":"2R7caDaby3vIcTiEC8oW4gvx2otXkOS-z8OlYH98DFHzWFSdaB2v2zhpTK-wXw9EgdtYC2sVb7KLzrU794qw4g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"3iM-_yKLInBEtQh-5YYp6cyTHkNCXcG7MeAoa2ByS1hFVHGZHS9ilbj5DcT0bpziTj0_fbHJVRmP3CpDLsbvkw"}}},"title":"Repository search results"}