{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"al_openocd","owner":"AnlogicInfo","isFork":false,"description":"OpenOCD Debugger fork by Anlogic.","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-29T12:22:35.191Z"}},{"type":"Public","name":"opensbi","owner":"AnlogicInfo","isFork":true,"description":"RISC-V Open Source Supervisor Binary Interface","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":487,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-22T10:47:49.997Z"}},{"type":"Public","name":"linux","owner":"AnlogicInfo","isFork":true,"description":"Linux kernel source tree","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":52737,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-07T03:18:59.787Z"}},{"type":"Public","name":"toolchains","owner":"AnlogicInfo","isFork":false,"description":"Toolchain binary for Anlogic FPSoC devices. Source code is at <riscv-gnu-toolchain> repository.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T03:38:34.428Z"}},{"type":"Public","name":"ridecore","owner":"AnlogicInfo","isFork":true,"description":"RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":62,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-03-22T09:43:16.383Z"}},{"type":"Public","name":"Digital-IDE","owner":"AnlogicInfo","isFork":true,"description":"在vscode上的fpga开发插件","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":18,"license":"GNU General Public License v3.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-01-17T08:48:42.060Z"}},{"type":"Public","name":"litex","owner":"AnlogicInfo","isFork":true,"description":"Build your hardware, easily!","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":542,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-09-07T00:16:56.798Z"}},{"type":"Public","name":"litex-boards","owner":"AnlogicInfo","isFork":true,"description":"LiteX boards files","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":275,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-09-02T13:23:08.494Z"}},{"type":"Public","name":"linux-on-litex-vexriscv","owner":"AnlogicInfo","isFork":true,"description":"Linux on LiteX-VexRiscv","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":174,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-08-24T06:58:49.622Z"}},{"type":"Public","name":"EF2M45duino","owner":"AnlogicInfo","isFork":false,"description":"A Arduino-like prototype board based on EF2M45 FPGA.","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-09-10T01:23:00.717Z"}},{"type":"Public","name":"EF2M45-SOC","owner":"AnlogicInfo","isFork":false,"description":"Anlogic EF2M45 SOC bsp and project","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":1,"starsCount":4,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-09-10T01:21:11.149Z"}},{"type":"Public","name":"cam-files","owner":"AnlogicInfo","isFork":false,"description":"PCB library for Anlogic products.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-01-02T03:11:10.316Z"}},{"type":"Public","name":"referencedesign","owner":"AnlogicInfo","isFork":false,"description":"Reference design on Anlogic FPGA.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":8,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-01-02T03:02:54.701Z"}},{"type":"Public","name":"e200_opensource","owner":"AnlogicInfo","isFork":true,"description":"The Ultra-Low Power RISC Core","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":1002,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-12-07T01:39:12.200Z"}},{"type":"Public","name":"anlogic-usbjtag","owner":"AnlogicInfo","isFork":false,"description":"A far more light version anlogic-jtag cable with some enhanced functions.","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":2,"starsCount":43,"forksCount":24,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-10-27T05:41:28.215Z"}},{"type":"Public","name":"riscv-toolchain-installer","owner":"AnlogicInfo","isFork":false,"description":"RISC-V Toolchain NSIS script for building Windows Installer.","allTopics":[],"primaryLanguage":{"name":"NSIS","color":"#ccc"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-02-20T03:05:31.954Z"}},{"type":"Public","name":"riscv-demos","owner":"AnlogicInfo","isFork":false,"description":"Demo for RISC-V cores on Anlogic FPGA, including schematic, rtl and program.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-02-12T05:07:26.909Z"}},{"type":"Public","name":"riscv-documents","owner":"AnlogicInfo","isFork":false,"description":"Documents for anlogic riscv cores.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-02-12T05:07:07.790Z"}}],"repositoryCount":18,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"AnlogicInfo repositories"}