{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"aha","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":15,"issueCount":6,"starsCount":44,"forksCount":9,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-12T18:57:23.860Z"}},{"type":"Public","name":"garnet","owner":"StanfordAHA","isFork":false,"description":"Next generation CGRA generator","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":5,"issueCount":79,"starsCount":99,"forksCount":11,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-11T20:13:12.676Z"}},{"type":"Public","name":"lake","owner":"StanfordAHA","isFork":false,"description":"Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory macros.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":6,"issueCount":7,"starsCount":17,"forksCount":2,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-11T16:21:07.409Z"}},{"type":"Public","name":"Halide-to-Hardware","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":30,"starsCount":74,"forksCount":12,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-04T21:30:41.959Z"}},{"type":"Public","name":"AhaM3SoC","owner":"StanfordAHA","isFork":false,"description":"SoC Based on ARM Cortex-M3","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":1,"starsCount":24,"forksCount":10,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-17T00:45:55.004Z"}},{"type":"Public","name":"canal","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":0,"starsCount":4,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-05T04:14:12.931Z"}},{"type":"Public","name":"lassen","owner":"StanfordAHA","isFork":false,"description":"The PE for the second generation CGRA (garnet).","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":5,"issueCount":24,"starsCount":15,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-20T01:08:20.249Z"}},{"type":"Public","name":"aha-wiki-page","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-01T19:40:48.171Z"}},{"type":"Public","name":"clockwork","owner":"StanfordAHA","isFork":true,"description":"A polyhedral compiler for hardware accelerators","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":11,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-16T23:53:02.658Z"}},{"type":"Public","name":"doc","owner":"StanfordAHA","isFork":false,"description":"Papers, Posters, Presentations, Documentation...","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":17,"forksCount":5,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-09T23:20:26.986Z"}},{"type":"Public","name":"gemstone","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":3,"issueCount":2,"starsCount":9,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-05T21:20:20.760Z"}},{"type":"Public","name":"aha-flow-app","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"JavaScript","color":"#f1e05a"},"pullRequestCount":7,"issueCount":0,"starsCount":1,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-03-03T00:26:25.882Z"}},{"type":"Public","name":"Configuration","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-05T18:48:30.877Z"}},{"type":"Public","name":"amber_demo","owner":"StanfordAHA","isFork":false,"description":"JTAG/Python/M3 code for Amber demo","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-05-20T16:48:07.266Z"}},{"type":"Public","name":"pdq","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":3,"issueCount":1,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-10-26T01:56:30.839Z"}},{"type":"Public","name":"onyx","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":1,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-10-10T21:37:45.124Z"}},{"type":"Public","name":"CGRAFlowDoc","owner":"StanfordAHA","isFork":false,"description":"Documentation for the entire CGRAFlow","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":16,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-09-17T17:11:16.356Z"}},{"type":"Public","name":"amber-vde","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-08-23T22:50:55.613Z"}},{"type":"Public","name":"GenClockTrials","owner":"StanfordAHA","isFork":false,"description":"Design with Generated Clocks","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-05-20T01:23:45.783Z"}},{"type":"Public archive","name":"GarnetFlow","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":5,"issueCount":2,"starsCount":2,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-03-11T19:16:14.905Z"}},{"type":"Public","name":"CGRAFlow","owner":"StanfordAHA","isFork":false,"description":"Integration test for entire CGRA flow","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":21,"starsCount":12,"forksCount":2,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-01-17T16:18:20.620Z"}},{"type":"Public","name":"hammer_implementation_flow","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-10-24T00:57:56.584Z"}},{"type":"Public","name":"chipyard","owner":"StanfordAHA","isFork":true,"description":"Pre-release starter template for custom Chisel projects","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":604,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-10-05T05:54:05.682Z"}},{"type":"Public","name":"Applications","owner":"StanfordAHA","isFork":false,"description":"The applications for the Stanford AHA CGRA","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-06-02T07:40:07.455Z"}},{"type":"Public","name":"delta","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-05-02T04:36:04.894Z"}},{"type":"Public","name":"CGRAMapper","owner":"StanfordAHA","isFork":false,"description":"CoreIR based mapping tool for CGRA","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":15,"starsCount":6,"forksCount":4,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-04-25T00:48:59.259Z"}},{"type":"Public archive","name":"PowerDomainDesign","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":4,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-04-11T19:22:19.155Z"}},{"type":"Public","name":"Primitives","owner":"StanfordAHA","isFork":false,"description":"Official Repo for keeping track of and defining all primitives.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":2,"starsCount":2,"forksCount":0,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-01-11T21:46:45.964Z"}},{"type":"Public","name":"TestBenchGenerator","owner":"StanfordAHA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":4,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-01-11T21:44:49.354Z"}},{"type":"Public","name":"CGRAVerification","owner":"StanfordAHA","isFork":false,"description":"The current test and formal verification status for the CGRA.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-04-18T20:40:04.552Z"}}],"repositoryCount":30,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"StanfordAHA repositories"}