{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"mrisc32","owner":"amamory-ursa","isFork":true,"description":"MRSIC32 ISA documentation and development","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":9,"license":"Creative Commons Attribution Share Alike 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-01-12T14:44:26.124Z"}},{"type":"Public","name":"opentitan","owner":"amamory-ursa","isFork":true,"description":"OpenTitan: Open source silicon root of trust","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":706,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-26T11:49:34.422Z"}},{"type":"Public","name":"ibex","owner":"amamory-ursa","isFork":true,"description":"Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":481,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-26T09:40:00.598Z"}},{"type":"Public","name":"rocket-chip","owner":"amamory-ursa","isFork":true,"description":"Rocket Chip Generator","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1073,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-26T01:16:13.462Z"}},{"type":"Public","name":"fusesoc","owner":"amamory-ursa","isFork":true,"description":"Package manager and build abstraction tool for FPGA/ASIC development","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":233,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-25T20:48:07.064Z"}},{"type":"Public","name":"VexRiscv","owner":"amamory-ursa","isFork":true,"description":"A FPGA friendly 32 bit RISC-V CPU implementation","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":383,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-25T14:38:44.025Z"}},{"type":"Public","name":"cva6","owner":"amamory-ursa","isFork":true,"description":"The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":636,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-24T17:59:54.500Z"}},{"type":"Public","name":"RT-LIFE","owner":"amamory-ursa","isFork":true,"description":"RT-LIFE: An Interface to easily attach Integrity Monitors to IoT-class processors","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-24T11:37:52.130Z"}},{"type":"Public","name":"orca-mpsoc","owner":"amamory-ursa","isFork":true,"description":"This repository holds the hardware project for the ORCA MPSoC platform.","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-21T23:53:55.105Z"}},{"type":"Public","name":"dromajo","owner":"amamory-ursa","isFork":true,"description":"RISC-V RV64GC emulator designed for RTL co-simulation","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":59,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-19T21:43:38.144Z"}},{"type":"Public","name":"NyuziProcessor","owner":"amamory-ursa","isFork":true,"description":"GPGPU microprocessor architecture","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":343,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-16T05:02:54.377Z"}},{"type":"Public","name":"scr1","owner":"amamory-ursa","isFork":true,"description":"SCR1 is a high-quality open-source RISC-V MCU core in Verilog","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":266,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-15T14:44:06.315Z"}},{"type":"Public","name":"Cores-SweRVolf","owner":"amamory-ursa","isFork":true,"description":"FuseSoC-based SoC for SweRV EH1","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Coq","color":"#d0b68c"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":57,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-11T09:24:34.364Z"}},{"type":"Public","name":"FGPU","owner":"amamory-ursa","isFork":true,"description":"FGPU is a soft GPU architecture general purpose computing","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":15,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-09T08:20:14.469Z"}},{"type":"Public","name":"exactstep","owner":"amamory-ursa","isFork":true,"description":"Instruction accurate instruction set simulator for RISC-V, MIPS and ARM-v6m","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":14,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-08T19:02:02.341Z"}},{"type":"Public","name":"riscv_vhdl","owner":"amamory-ursa","isFork":true,"description":"Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":100,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-10-05T20:12:06.955Z"}},{"type":"Public","name":"fusesoc-cores","owner":"amamory-ursa","isFork":true,"description":"FuseSoC standard core library","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":28,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-09-24T20:28:25.707Z"}},{"type":"Public","name":"biriscv","owner":"amamory-ursa","isFork":true,"description":"32-bit Superscalar RISC-V CPU","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":135,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-09-21T02:16:29.877Z"}},{"type":"Public","name":"cleanflight","owner":"amamory-ursa","isFork":true,"description":"Clean-code version of the baseflight flight controller firmware","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1389,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-09-09T08:52:01.856Z"}},{"type":"Public","name":"sail-riscv","owner":"amamory-ursa","isFork":true,"description":"Sail RISC-V model","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Coq","color":"#d0b68c"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":136,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-08-28T04:00:41.276Z"}},{"type":"Public","name":"f32c","owner":"amamory-ursa","isFork":true,"description":"A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":110,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-07-23T00:17:46.485Z"}},{"type":"Public","name":"tacle-bench","owner":"amamory-ursa","isFork":true,"description":"TACLe Benchmarks","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":38,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-06-26T17:16:10.476Z"}},{"type":"Public","name":"Open-GPGPU-FlexGrip-","owner":"amamory-ursa","isFork":true,"description":"FlexGripPlus: an open-source GPGPU model for reliability evaluation and simulation","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Stata","color":"#1a5f91"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":16,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-06-16T16:57:51.112Z"}},{"type":"Public","name":"orca-software-tools","owner":"amamory-ursa","isFork":true,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":4,"license":"GNU Affero General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-05-11T23:07:39.294Z"}},{"type":"Public","name":"orca-sim","owner":"amamory-ursa","isFork":true,"description":"A Simulator for ORCA Platform made on top of URSA Engine.","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":8,"license":"GNU Affero General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-05-07T18:30:50.393Z"}},{"type":"Public","name":"strassen-winograd","owner":"amamory-ursa","isFork":true,"description":"Strassen and Winograd algorithms for efficient matrix multiplication","topicNames":["riscv","riscv-emulator","orca-mpsoc","orca-sim"],"topicsNotShown":0,"allTopics":["riscv","riscv-emulator","orca-mpsoc","orca-sim"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":4,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-05-06T17:13:07.127Z"}},{"type":"Public","name":"lenet_cnn","owner":"amamory-ursa","isFork":true,"description":"The convolutional neural network LeNet by Yann LeCun. This example tests the weights provided in 4 byte data type with smaller data types (short/ char) in order to test the implemetation in a micro-controller. ","topicNames":["cnn","mnist","lenet","mpsoc","riscv32","riscv-emulator","orca-sim"],"topicsNotShown":0,"allTopics":["cnn","mnist","lenet","mpsoc","riscv32","riscv-emulator","orca-sim"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-05-06T17:08:12.691Z"}},{"type":"Public","name":"optimsoc","owner":"amamory-ursa","isFork":true,"description":"OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":23,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-05-04T22:12:42.478Z"}},{"type":"Public","name":"hellfireos","owner":"amamory-ursa","isFork":true,"description":"HellfireOS Realtime Operating System","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":31,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-03-16T01:20:51.428Z"}},{"type":"Public","name":"swerv-ISS","owner":"amamory-ursa","isFork":true,"description":"Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":41,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-01-28T15:53:10.685Z"}}],"repositoryCount":41,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}