{"payload":{"pageCount":4,"repositories":[{"type":"Public","name":"Cores-VeeR-EL2","owner":"chipsalliance","isFork":false,"description":"VeeR EL2 Core","allTopics":["fpga","processor","riscv","rtl","risc-v","open-source-hardware","fusesoc","verilator","riscv32","western-digital","axi4","ahb-lite","asic-design","el2"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":19,"issueCount":27,"starsCount":233,"forksCount":68,"license":"Apache License 2.0","participation":[0,0,0,0,1,0,7,15,7,22,24,32,19,9,0,0,0,6,0,8,12,22,7,5,1,2,2,0,0,0,0,0,0,1,0,0,0,1,0,2,0,0,1,1,0,3,4,14,16,10,0,2],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-05T15:23:37.349Z"}},{"type":"Public","name":"verible-linter-action","owner":"chipsalliance","isFork":false,"description":"Automatic SystemVerilog linting in github actions with the help of Verible","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":2,"starsCount":25,"forksCount":12,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-05T14:36:35.208Z"}},{"type":"Public","name":"sv-tests","owner":"chipsalliance","isFork":false,"description":"Test suite designed to check compliance with the SystemVerilog standard.","allTopics":["rtl","verilog","systemverilog","hdl","compliance-testing","symbiflow"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":23,"issueCount":46,"starsCount":265,"forksCount":70,"license":"ISC License","participation":[44,48,49,37,34,32,41,50,37,34,31,33,26,42,32,30,28,38,38,26,34,29,38,43,24,35,49,35,46,41,35,0,32,24,50,32,0,2,0,0,0,0,0,0,0,2,0,0,0,1,1,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-05T14:29:59.584Z"}},{"type":"Public","name":"t1","owner":"chipsalliance","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":10,"issueCount":14,"starsCount":93,"forksCount":19,"license":"Apache License 2.0","participation":[10,3,13,77,24,19,23,13,18,14,8,9,5,1,3,7,14,9,35,57,26,16,49,35,15,32,10,17,34,33,10,4,25,39,27,25,34,8,27,32,17,11,14,22,33,21,13,18,16,16,8,3],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-05T12:52:36.931Z"}},{"type":"Public","name":"caliptra-sw","owner":"chipsalliance","isFork":false,"description":"Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test","allTopics":[],"primaryLanguage":{"name":"Rust","color":"#dea584"},"pullRequestCount":53,"issueCount":70,"starsCount":48,"forksCount":35,"license":"Apache License 2.0","participation":[14,25,20,28,26,15,25,23,17,45,32,16,29,29,20,31,15,13,24,18,9,35,26,12,0,2,18,24,11,14,12,8,12,16,15,6,14,15,4,5,4,4,6,0,1,5,8,1,9,4,2,2],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-05T10:18:15.668Z"}},{"type":"Public","name":"synlig-logs","owner":"chipsalliance","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-05T08:31:13.885Z"}},{"type":"Public","name":"synlig","owner":"chipsalliance","isFork":false,"description":"SystemVerilog support for Yosys","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":13,"issueCount":84,"starsCount":144,"forksCount":19,"license":"Apache License 2.0","participation":[0,2,0,0,3,1,4,10,16,37,26,30,46,8,8,19,6,0,2,0,3,3,2,6,5,1,1,1,2,1,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,8,2,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-05T07:47:00.303Z"}},{"type":"Public","name":"chisel","owner":"chipsalliance","isFork":false,"description":"Chisel: A Modern Hardware Design Language","allTopics":["chip-generator","chisel","rtl","chisel3","firrtl","scala","verilog"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":151,"issueCount":301,"starsCount":3819,"forksCount":576,"license":"Apache License 2.0","participation":[3,7,8,7,19,10,15,15,9,8,9,13,12,1,14,13,5,6,12,2,16,17,7,10,0,3,8,13,26,26,6,6,17,19,17,4,5,7,5,11,13,4,7,11,2,9,8,9,5,12,8,7],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-05T07:39:08.368Z"}},{"type":"Public","name":"sv-tests-results","owner":"chipsalliance","isFork":false,"description":"Output of the sv-tests runs.","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-05T03:01:33.634Z"}},{"type":"Public","name":"f4pga","owner":"chipsalliance","isFork":false,"description":"FOSS Flow For FPGA","allTopics":["documentation","sphinx","symbiflow"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":12,"issueCount":13,"starsCount":339,"forksCount":45,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-05T00:17:13.287Z"}},{"type":"Public","name":"firrtl","owner":"chipsalliance","isFork":false,"description":"Flexible Intermediate Representation for RTL","allTopics":["compiler","hardware","representation","transformation","intermediate","firrtl"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":111,"issueCount":176,"starsCount":704,"forksCount":175,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-04T15:58:01.253Z"}},{"type":"Public","name":"caliptra-rtl","owner":"chipsalliance","isFork":false,"description":"HW Design Collateral for Caliptra RoT IP","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":5,"issueCount":54,"starsCount":57,"forksCount":31,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-04T12:43:48.896Z"}},{"type":"Public","name":"verilator","owner":"chipsalliance","isFork":true,"description":"Verilator open-source SystemVerilog simulator and lint system","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":0,"starsCount":33,"forksCount":556,"license":"GNU Lesser General Public License v3.0","participation":[13,4,16,1,7,10,12,24,13,29,35,17,12,18,35,38,27,11,28,9,9,16,7,12,13,19,13,13,28,13,17,10,7,10,35,19,26,21,8,7,5,3,25,9,5,8,6,3,12,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-04T10:42:55.768Z"}},{"type":"Public","name":"Caliptra","owner":"chipsalliance","isFork":false,"description":"Caliptra IP and firmware for integrated Root of Trust block","allTopics":[],"primaryLanguage":null,"pullRequestCount":2,"issueCount":10,"starsCount":106,"forksCount":28,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-03T18:51:16.176Z"}},{"type":"Public","name":"rocket-chip","owner":"chipsalliance","isFork":false,"description":"Rocket Chip Generator","allTopics":["chisel","scala","rocket-chip","chip-generator","riscv","rtl"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":60,"issueCount":224,"starsCount":3081,"forksCount":1088,"license":"Other","participation":[5,0,4,4,1,8,15,0,0,0,3,9,0,0,0,0,1,3,2,2,2,0,0,1,2,1,1,5,2,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-30T21:12:56.845Z"}},{"type":"Public","name":"rocket-chip-inclusive-cache","owner":"chipsalliance","isFork":false,"description":"An RTL generator for a last-level shared inclusive TileLink cache controller","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":4,"issueCount":5,"starsCount":15,"forksCount":13,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,6,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,0,0,0,1,0,0,0,0,0,1,0,0,1,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-30T05:44:10.088Z"}},{"type":"Public","name":"verible","owner":"chipsalliance","isFork":false,"description":"Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server","allTopics":["productivity","analysis","style-linter","language-server-protocol","syntax-tree","lexer","yacc","systemverilog","hacktoberfest","lsp-server","systemverilog-parser","systemverilog-developer","sv-lrm","verible","parser","formatter","linter"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":30,"issueCount":451,"starsCount":1254,"forksCount":196,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-29T20:11:28.712Z"}},{"type":"Public","name":"firrtl-spec","owner":"chipsalliance","isFork":false,"description":"The specification for the FIRRTL language","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":18,"issueCount":23,"starsCount":35,"forksCount":26,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-28T22:30:37.478Z"}},{"type":"Public","name":"riscv-dv","owner":"chipsalliance","isFork":false,"description":"Random instruction generator for RISC-V processor verification","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":11,"issueCount":110,"starsCount":970,"forksCount":312,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-28T09:55:19.168Z"}},{"type":"Public","name":"rocket-chip-blocks","owner":"chipsalliance","isFork":false,"description":"RTL blocks compatible with the Rocket Chip Generator","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":5,"issueCount":0,"starsCount":14,"forksCount":14,"license":"Apache License 2.0","participation":[0,0,0,1,0,1,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,2,2,0,2,3,3,2,0,0,6,0,0,0,0,0,0,0,0,0,0,2,1,0,0,1,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-26T18:59:08.779Z"}},{"type":"Public","name":"diplomacy","owner":"chipsalliance","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":1,"issueCount":8,"starsCount":16,"forksCount":7,"license":null,"participation":[1,0,1,3,0,0,2,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,10,3,0,0,0,0,0,1,0,0,0,0,0,1,0,0,1,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-26T17:27:43.117Z"}},{"type":"Public","name":"firtool-resolver","owner":"chipsalliance","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-25T18:40:06.169Z"}},{"type":"Public","name":"EasyCLA-code_only","owner":"chipsalliance","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":28,"issueCount":0,"starsCount":1,"forksCount":32,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-24T20:39:15.985Z"}},{"type":"Public","name":"treadle","owner":"chipsalliance","isFork":false,"description":"Chisel/Firrtl execution engine","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":11,"issueCount":15,"starsCount":150,"forksCount":31,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-24T15:22:39.637Z"}},{"type":"Public","name":"rocket-pcb","owner":"chipsalliance","isFork":false,"description":"PCB libraries and templates for rocket-chip based FPGA/ASIC designs ","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":6,"forksCount":2,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,7,20,0,0,0,0,0,0,0,0,0,0,12,2,0,0,0,0,2,0,0,0,0,0,0,3,0,0,0,3,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-22T11:05:48.039Z"}},{"type":"Public","name":"rocket-pcblib","owner":"chipsalliance","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-22T10:55:33.715Z"}},{"type":"Public","name":"chips-alliance-website","owner":"chipsalliance","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SCSS","color":"#c6538c"},"pullRequestCount":4,"issueCount":9,"starsCount":3,"forksCount":3,"license":"MIT License","participation":[0,14,7,0,0,0,0,1,0,1,5,0,9,0,4,3,0,2,3,5,0,0,0,0,0,1,0,0,0,1,1,1,0,1,2,2,6,1,1,0,1,0,2,0,0,2,2,1,1,0,1,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-22T01:30:10.359Z"}},{"type":"Public","name":"caliptra-dpe","owner":"chipsalliance","isFork":false,"description":"High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs","allTopics":[],"primaryLanguage":{"name":"Rust","color":"#dea584"},"pullRequestCount":4,"issueCount":9,"starsCount":14,"forksCount":19,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-21T18:41:44.938Z"}},{"type":"Public","name":"UHDM","owner":"chipsalliance","isFork":false,"description":"Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX","allTopics":["vpi-api","serialization","listener","systemverilog","ieee-standard","vpi-interface"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":16,"starsCount":186,"forksCount":38,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-20T04:04:52.118Z"}},{"type":"Public","name":"chisel-interface","owner":"chipsalliance","isFork":false,"description":"The 'missing header' for Chisel","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":35,"issueCount":0,"starsCount":13,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-19T14:30:55.815Z"}}],"repositoryCount":97,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"chipsalliance repositories"}