{"payload":{"pageCount":4,"repositories":[{"type":"Public","name":"en_cl_fix","owner":"enclustra","isFork":false,"description":"Fixed-point math library with VHDL, Python and MATLAB support","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":1,"starsCount":13,"forksCount":8,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-22T10:16:40.364Z"}},{"type":"Public","name":"xtools","owner":"enclustra","isFork":true,"description":"Collection of useful AMD/Xilinx TCL packages to automate design flows (e.g. IP-Packaging).","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,8,1,0,0,0,0,0,0,0,0,26,6,0,4,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T08:50:51.605Z"}},{"type":"Public","name":"ebe-docs","owner":"enclustra","isFork":false,"description":"Github pages with the EBE documentation","allTopics":[],"primaryLanguage":{"name":"JavaScript","color":"#f1e05a"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-29T14:13:42.859Z"}},{"type":"Public","name":"meta-enclustra-socfpga","owner":"enclustra","isFork":false,"description":"Yocto BSP layer for Intel SoC modules","allTopics":[],"primaryLanguage":{"name":"BitBake","color":"#00bce4"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,4,0,0,0,0,0,4,4,0,0,2,0,0,5,2,1,2,2,0,10,14,5,0,0,0,0,10,2,10,20,25,3,5,1,1,0,1,1,4,3,1,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-26T14:18:06.848Z"}},{"type":"Public","name":"Mercury_SA2_ST1_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-26T09:37:03.938Z"}},{"type":"Public","name":"Mercury_SA2_PE3_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-26T09:36:59.084Z"}},{"type":"Public","name":"Mercury_SA2_PE1_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-26T09:35:38.720Z"}},{"type":"Public","name":"Mercury_SA1_PE1_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-26T08:45:29.812Z"}},{"type":"Public","name":"Mercury_AA1_PE3_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-19T08:24:52.484Z"}},{"type":"Public","name":"Mercury_SA1_ST1_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-19T08:11:09.389Z"}},{"type":"Public","name":"Mercury_AA1_PE1_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-19T08:10:43.618Z"}},{"type":"Public","name":"Mercury_AA1_ST1_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-19T08:10:39.697Z"}},{"type":"Public","name":"Mercury_SA1_PE3_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-19T08:10:24.817Z"}},{"type":"Public","name":"vivadoIP_clock_measure","owner":"enclustra","isFork":true,"description":"Measure frequency of several clocks and make it available via AXI-MM","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-10T10:01:21.666Z"}},{"type":"Public archive","name":"SignalProcessing","owner":"enclustra","isFork":true,"description":"Signal processing tools that are not present in scipy but often used","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-23T08:07:51.240Z"}},{"type":"Public","name":"psi_common","owner":"enclustra","isFork":true,"description":"Common elements for FPGA Design (FIFOs, RAMs, etc.)","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":18,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-23T08:00:00.488Z"}},{"type":"Public","name":"psi_fix","owner":"enclustra","isFork":true,"description":"Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":9,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-22T16:03:27.922Z"}},{"type":"Public","name":"PsiIpPackage","owner":"enclustra","isFork":true,"description":"TCL framework to package Vivado IP-Cores","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":6,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-22T15:14:02.804Z"}},{"type":"Public","name":"psi_tb","owner":"enclustra","isFork":true,"description":"Utilities to simplify writing VHDL testbenches for FPGA Designs","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":6,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-22T12:54:49.182Z"}},{"type":"Public archive","name":"psi_multi_stream_daq","owner":"enclustra","isFork":true,"description":"Data acquisition of multiple AXI-S streams to a memory connected via AXI-MM (e.g. DDR memory) written in VHDL","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-21T08:36:01.805Z"}},{"type":"Public archive","name":"VivadoScripting","owner":"enclustra","isFork":true,"description":"Python Utilities to use Xilinx Vivado Tools from Python Scripts","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":4,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-21T08:30:35.831Z"}},{"type":"Public archive","name":"TbGenerator","owner":"enclustra","isFork":true,"description":"Program that generates VHDL testbench skeletons from a parsed VHDL entity automatically.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-21T08:27:56.112Z"}},{"type":"Public","name":"PsiSim","owner":"enclustra","isFork":true,"description":"TCL Framework for creating FPGA design regression tests using Modelsim or GHDL ","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":5,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-20T15:48:53.874Z"}},{"type":"Public archive","name":"PsiFpgaLibDependencies","owner":"enclustra","isFork":true,"description":"Dependency resolution scripts for PSI FPGA Libraries","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-20T15:36:14.136Z"}},{"type":"Public archive","name":"PsiPyUtils","owner":"enclustra","isFork":true,"description":"Python utility functions used in several FPGA related python libraries of PSI","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-20T15:36:11.943Z"}},{"type":"Public archive","name":"IseScripting","owner":"enclustra","isFork":true,"description":"Python Utilities to use Xilinx ISE Tools from Python Scripts","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-20T15:17:06.373Z"}},{"type":"Public","name":"psi_fpga_all","owner":"enclustra","isFork":true,"description":"Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":10,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-20T15:09:24.225Z"}},{"type":"Public","name":"Mercury_XU61_ST1_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-31T18:12:00.936Z"}},{"type":"Public","name":"Mercury_XU61_PE3_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-31T18:01:52.165Z"}},{"type":"Public","name":"Mercury_XU61_PE1_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-31T17:58:54.342Z"}}],"repositoryCount":101,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}