{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"en_cl_fix","owner":"enclustra","isFork":false,"description":"Fixed-point math library with VHDL, Python and MATLAB support","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":15,"forksCount":8,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-22T14:55:17.364Z"}},{"type":"Public","name":"Mercury_AA1_PE3_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-19T08:24:52.484Z"}},{"type":"Public","name":"Mercury_AA1_PE1_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-19T08:10:43.618Z"}},{"type":"Public","name":"Mercury_AA1_ST1_Reference_Design","owner":"enclustra","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-19T08:10:39.697Z"}},{"type":"Public","name":"psi_common","owner":"enclustra","isFork":true,"description":"Common elements for FPGA Design (FIFOs, RAMs, etc.)","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":19,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-23T08:00:00.488Z"}},{"type":"Public","name":"psi_fix","owner":"enclustra","isFork":true,"description":"Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":9,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-22T16:03:27.922Z"}},{"type":"Public archive","name":"psi_multi_stream_daq","owner":"enclustra","isFork":true,"description":"Data acquisition of multiple AXI-S streams to a memory connected via AXI-MM (e.g. DDR memory) written in VHDL","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"Other","participation":[0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-21T08:36:01.805Z"}},{"type":"Public","name":"vivadoIP_spi_simple","owner":"enclustra","isFork":true,"description":"A more user friendly SPI master than the one provided by Xilinx ...","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":5,"license":"Other","participation":[0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-18T15:07:04.376Z"}},{"type":"Public","name":"vivadoIP_power_sink","owner":"enclustra","isFork":true,"description":"Toggle FFs, SRLs and BRAMs to drain power for testing purposes","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":3,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-18T15:06:56.631Z"}},{"type":"Public","name":"vivadoIP_i2c_devreg","owner":"enclustra","isFork":true,"description":"I2c device register mirroring into BRAM (simplified access to I2c device registers and automatic update procedures)","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":3,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-18T15:06:47.246Z"}},{"type":"Public","name":"vivadoIP_axis_data_gen","owner":"enclustra","isFork":true,"description":"AXI-S test-data generator","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-18T15:06:41.112Z"}},{"type":"Public","name":"vivadoIP_fpga_base","owner":"enclustra","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-18T15:06:32.590Z"}},{"type":"Public","name":"vivadoIP_clock_measure","owner":"enclustra","isFork":true,"description":"Measure frequency of several clocks and make it available via AXI-MM","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-10T10:01:21.666Z"}},{"type":"Public","name":"axi_parameter_ram","owner":"enclustra","isFork":true,"description":"Parameter RAM that allows to easily exchange parameters between a softcore processor and EPICS","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-18T15:04:53.441Z"}},{"type":"Public","name":"vivadoIP_axi_mm_reader","owner":"enclustra","isFork":true,"description":"Read AXI4-MM registers regularly with exact timing and provide them as AXI4-Stream or in a FIFO to be read by SW","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-24T08:33:12.758Z"}},{"type":"Public","name":"vivadoIP_mem_test","owner":"enclustra","isFork":true,"description":"Memory tester for memories connected via AXI (e.g. external DDR memories)","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-24T08:32:25.310Z"}},{"type":"Public","name":"vivadoIP_data_rec","owner":"enclustra","isFork":true,"description":"Record data to BRAM and make it available via AXI-MM interface","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":3,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-04-14T15:04:03.280Z"}},{"type":"Public","name":"psi_tb","owner":"enclustra","isFork":true,"description":"Utilities to simplify writing VHDL testbenches for FPGA Designs","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":6,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-22T12:54:49.182Z"}},{"type":"Public","name":"vivadoIP_sync_edge_det","owner":"enclustra","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-30T08:23:46.297Z"}}],"repositoryCount":19,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"enclustra repositories"}