{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"SIMD-Softmax","owner":"ic-lab-duth","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-01T10:10:14.049Z"}},{"type":"Public","name":"DRIM-S","owner":"ic-lab-duth","isFork":false,"description":"DUTH RISC-V Superscalar Microprocessor","allTopics":["processor","riscv","systemverilog","superscalar","risc-v"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":23,"forksCount":3,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-25T06:12:59.604Z"}},{"type":"Public","name":"MLMB4HLS","owner":"ic-lab-duth","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-13T17:38:56.171Z"}},{"type":"Public","name":"Data-Clustering-HLS-Lib","owner":"ic-lab-duth","isFork":false,"description":"A C++ library of data clustering algorithms for High-Level Synthesis","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-30T16:25:17.895Z"}},{"type":"Public","name":"ApproximatePrefix","owner":"ic-lab-duth","isFork":false,"description":"Synthesis of Approximate Parallel Prefix Adders","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-07-03T13:43:37.811Z"}},{"type":"Public","name":"DRIM4HLS","owner":"ic-lab-duth","isFork":false,"description":"DUTH RISC V Microprocessor for High Level Synthesis","allTopics":["systemc","risc-v","high-level-synthesis","risc-processor"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":9,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-06-23T16:31:29.140Z"}},{"type":"Public","name":"CompArchCourseDUTH","owner":"ic-lab-duth","isFork":false,"description":"Material related to the Computer Architecture course at ECE, DUTH","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-03-05T11:28:42.856Z"}},{"type":"Public","name":"Fast-Float4HLS","owner":"ic-lab-duth","isFork":false,"description":"Fast Floating Point Operators for High Level Synthesis","allTopics":["low-power","high-level-synthesis","floating-point-arithmetic","fused-dot-product"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":16,"forksCount":3,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-23T13:41:17.767Z"}},{"type":"Public","name":"FusedGCN4HLS","owner":"ic-lab-duth","isFork":false,"description":"Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis","allTopics":["machine-learning","graph-convolutional-networks","high-level-synthesis","systolic-arrays","three-matrix-multiplication"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":20,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-07-29T09:28:40.958Z"}},{"type":"Public","name":"DRIM","owner":"ic-lab-duth","isFork":false,"description":"DUTH RISC-V Microprocessor","allTopics":["processor","architecture","systemverilog","risc-v","riscv32"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":18,"forksCount":3,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-03-10T07:07:08.746Z"}},{"type":"Public","name":"NoCpad","owner":"ic-lab-duth","isFork":false,"description":"HLS for Networks-on-Chip","allTopics":["high-level-synthesis","network-on-chip","cache-coherence","axi4-lite","hls","noc","axi4"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":26,"forksCount":5,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-02-18T09:43:16.566Z"}},{"type":"Public","name":"RISC-V-Vector","owner":"ic-lab-duth","isFork":false,"description":"Vector processor for RISC-V vector ISA","allTopics":["riscv","systemverilog","risc-v","vector-processor"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":93,"forksCount":22,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-10-19T13:05:04.430Z"}},{"type":"Public","name":"shared-buffer-hw","owner":"ic-lab-duth","isFork":true,"description":"A multi-queue buffer with dynamic buffer space allocation and its Formal Verification TB","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":5,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-11-06T15:16:48.681Z"}}],"repositoryCount":13,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}