{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"RDF-2023","owner":"ieee-ceda-datc","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":0,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-13T09:36:35.344Z"}},{"type":"Public","name":"datc-rdf-calibrations","owner":"ieee-ceda-datc","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":17,"forksCount":6,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-08T01:27:37.044Z"}},{"type":"Public","name":"datc-k8s-doe","owner":"ieee-ceda-datc","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Jupyter Notebook","color":"#DA5B0B"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-11-18T03:13:38.258Z"}},{"type":"Public","name":"datc-rdf-flow-tuner","owner":"ieee-ceda-datc","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-04-11T18:33:48.962Z"}},{"type":"Public","name":"aspdac-2022-tutorial","owner":"ieee-ceda-datc","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Jupyter Notebook","color":"#DA5B0B"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-01-15T05:18:56.073Z"}},{"type":"Public","name":"datc-rdf","owner":"ieee-ceda-datc","isFork":false,"description":"IEEE DATC Robust Design Flow 2021.","allTopics":["eda","vlsi","vlsi-physical-design","design-automation"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":6,"forksCount":3,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-01-08T06:50:10.059Z"}},{"type":"Public","name":"RDF-2020","owner":"ieee-ceda-datc","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":13,"forksCount":4,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-01-08T04:52:01.632Z"}},{"type":"Public","name":"OpenROAD-flow-scripts","owner":"ieee-ceda-datc","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":262,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-01-03T23:40:39.031Z"}},{"type":"Public","name":"datc-rdf-Metrics4ML","owner":"ieee-ceda-datc","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":23,"forksCount":4,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-12-16T17:24:31.710Z"}},{"type":"Public","name":"RDF-2019","owner":"ieee-ceda-datc","isFork":false,"description":"DATC RDF","allTopics":["routing","eda","cad","vlsi","vlsi-physical-design","design-automation","design-flow","vlsi-cad","ieee-ceda","ieee-ceda-datc","vlsi-design-flow","clock-tree","logic-synthesis","placement"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":47,"forksCount":14,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-07-31T20:10:41.214Z"}},{"type":"Public","name":"RDF-2018","owner":"ieee-ceda-datc","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-08-02T03:30:53.198Z"}}],"repositoryCount":11,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}