{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"verilog-axis","owner":"kepler-space","isFork":true,"description":"Verilog AXI stream components for FPGA implementation","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":216,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-08T21:22:23.634Z"}},{"type":"Public","name":"Sublime-SystemVerilog","owner":"kepler-space","isFork":true,"description":"SystemVerilog plugin for Sublime Text","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":17,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-09T11:37:04.828Z"}},{"type":"Public","name":"verilog-ethernet","owner":"kepler-space","isFork":true,"description":"Verilog Ethernet components for FPGA implementation","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":644,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-11T15:25:58.268Z"}},{"type":"Public","name":"netbox","owner":"kepler-space","isFork":true,"description":"The premier source of truth powering network automation. Open source under Apache 2. Public demo: <a href=\"https://demo.netbox.dev\" rel=\"nofollow\">https://demo.netbox.dev</a>","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2525,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-11T18:10:26.662Z"}},{"type":"Public","name":"netaddr","owner":"kepler-space","isFork":true,"description":"A network address manipulation library for Python","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":177,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-04T21:40:53.819Z"}},{"type":"Public","name":"cocotb","owner":"kepler-space","isFork":true,"description":"cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":491,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-08-17T04:42:35.783Z"}},{"type":"Public","name":"vunit","owner":"kepler-space","isFork":true,"description":"VUnit is a unit testing framework for VHDL/SystemVerilog","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":255,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-08-16T15:01:50.017Z"}},{"type":"Public","name":"svlint","owner":"kepler-space","isFork":true,"description":"SystemVerilog linter","allTopics":[],"primaryLanguage":{"name":"Rust","color":"#dea584"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":33,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-08-12T00:02:12.488Z"}},{"type":"Public","name":"osvb","owner":"kepler-space","isFork":true,"description":"Open Source Verification Bundle for VHDL and System Verilog","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":7,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-07-05T07:25:13.248Z"}},{"type":"Public","name":"eradicate","owner":"kepler-space","isFork":true,"description":"Removes commented-out code from Python files","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":24,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-11-01T14:30:04.067Z"}},{"type":"Public","name":"pytest-eradicate","owner":"kepler-space","isFork":true,"description":"Pytest plugin to test for commented out code","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":5,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-07-09T19:02:58.381Z"}},{"type":"Public","name":"kosia","owner":"kepler-space","isFork":false,"description":"Kepler Open Source Interference Analysis tool (KOSIA)","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"GNU Affero General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-07-09T17:26:19.116Z"}},{"type":"Public","name":"tle_generator","owner":"kepler-space","isFork":false,"description":"Generate a text file of Two Line Elements (TLEs) from an ITU filing database (.mdb)","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"GNU Affero General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-06-04T13:51:10.378Z"}},{"type":"Public","name":"pylibsensors3","owner":"kepler-space","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"GNU Lesser General Public License v2.1","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-10-16T18:05:08.295Z"}},{"type":"Public","name":"verilog-axi","owner":"kepler-space","isFork":true,"description":"Verilog AXI components for FPGA implementation","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":422,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-08-27T20:26:11.003Z"}},{"type":"Public","name":"Sublime-QMSV","owner":"kepler-space","isFork":true,"description":"SublimeText3 bits for Quartus, ModelSim, and VUnit Integration mirror of <a href=\"https://phabricator.kairohm.dev/diffusion/10/\" rel=\"nofollow\">https://phabricator.kairohm.dev/diffusion/10/</a>","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-09-09T08:46:05.362Z"}}],"repositoryCount":16,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"kepler-space repositories"}