{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"wfg-API","owner":"semify-eda","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":1,"starsCount":2,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-19T14:33:39.247Z"}},{"type":"Public","name":"tristan","owner":"semify-eda","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":6,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-18T14:30:48.273Z"}},{"type":"Public","name":"IMU_sensor_demo","owner":"semify-eda","isFork":false,"description":"Contains the files for PCB and Code for the demo of a ASM330LHHXG1 IMU sensor with Smartwave","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T12:46:29.711Z"}},{"type":"Public","name":"SmartWave_demos","owner":"semify-eda","isFork":false,"description":"This repository includes the primary demo configuration files and relevant datasheets.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-28T14:49:47.536Z"}},{"type":"Public","name":"wfg-doc","owner":"semify-eda","isFork":false,"description":"Documentation for waveform generator (SmartWave)","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-15T11:00:59.067Z"}},{"type":"Public","name":"smartwave_uart","owner":"semify-eda","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-03T11:13:07.458Z"}},{"type":"Public","name":"cv32e40x","owner":"semify-eda","isFork":true,"description":"4 stage, in-order, compute RISC-V core based on the CV32E40P","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":49,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-08T10:54:08.573Z"}},{"type":"Public","name":"stepper_demo","owner":"semify-eda","isFork":false,"description":"Stepper Motor demo script for the EX-MotorShield8874","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-29T08:27:51.444Z"}},{"type":"Public","name":"tristan-openframe","owner":"semify-eda","isFork":false,"description":" The ASIC design for the Tristan project based on openframe","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-08T15:05:27.094Z"}},{"type":"Public","name":"motor-shield","owner":"semify-eda","isFork":false,"description":"The DCC-EX Motor Shield is based on two H-bridge motor drivers with integrated current sensing feedback to drive inductive loads like relays, solenoids, DC and stepping motors.","allTopics":["kicad","arduino-shield","pcb-design"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-09T14:25:37.631Z"}},{"type":"Public","name":"tristan-asic","owner":"semify-eda","isFork":false,"description":"The ASIC design for the Tristan project","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-05T11:15:21.415Z"}},{"type":"Public","name":"pmod-intermediary","owner":"semify-eda","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-01T11:56:08.305Z"}},{"type":"Public","name":"fstdumper","owner":"semify-eda","isFork":false,"description":"Verilog VPI module to dump FST (Fast Signal Trace) databases","allTopics":["waveform","systemverilog","vpi","simulator","verilog"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":4,"starsCount":14,"forksCount":2,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-19T08:51:26.878Z"}},{"type":"Public","name":"tristan-unified-access-page","owner":"semify-eda","isFork":true,"description":"Unified Access Page for the TRISTAN project","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":28,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-24T06:39:53.204Z"}},{"type":"Public","name":"core-v-verif","owner":"semify-eda","isFork":true,"description":"Functional verification project for the CORE-V family of RISC-V cores.","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":207,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-08-19T19:45:58.211Z"}},{"type":"Public","name":"caravel_wfg","owner":"semify-eda","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-07-21T11:42:58.618Z"}},{"type":"Public","name":"waveform-generator","owner":"semify-eda","isFork":false,"description":"Waveform Generator","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":3,"starsCount":10,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-07-18T10:01:44.669Z"}},{"type":"Public","name":"go.debug","owner":"semify-eda","isFork":false,"description":"Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster","allTopics":["verification","eda","verilog","systemverilog","hdl","uvm","testbench","verilator"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":10,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-10-14T18:16:40.798Z"}}],"repositoryCount":18,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}