{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"aqed-decomp-FMCAD2021","owner":"upscale-project","isFork":false,"description":"Experiments related to our FMCAD 2021 paper \"Scaling Up Hardware Accelerator Verification using A-QED with Functional Decomposition\"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":1,"starsCount":5,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-04-13T19:10:17.556Z"}},{"type":"Public","name":"eqed-artifact","owner":"upscale-project","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":2,"starsCount":2,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-08-18T22:50:06.632Z"}},{"type":"Public","name":"ridecore-si-checking","owner":"upscale-project","isFork":false,"description":"Single instruction checking for RIDECORE","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-06-02T04:35:13.277Z"}},{"type":"Public","name":"generic-sqed-demo","owner":"upscale-project","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":10,"forksCount":3,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-02-06T01:19:59.086Z"}},{"type":"Public","name":"sqed-generator","owner":"upscale-project","isFork":false,"description":"Python-based workflow to generate QED modules from ISA/architecture specifications","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":2,"starsCount":2,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-02-06T00:48:03.727Z"}},{"type":"Public","name":"cosa2","owner":"upscale-project","isFork":false,"description":"Next generation CoSA.","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-01-27T03:07:29.314Z"}},{"type":"Public","name":"aqed-dac2020-results","owner":"upscale-project","isFork":false,"description":"Source files to reproduce the results shown for A-QED at DAC 2020","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":3,"starsCount":7,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-07-29T17:36:53.949Z"}},{"type":"Public","name":"case-studies","owner":"upscale-project","isFork":false,"description":"Case studies","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":2,"starsCount":5,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-07-17T05:16:58.285Z"}},{"type":"Public","name":"hslink_phy","owner":"upscale-project","isFork":false,"description":"Verilog functional model for PHY ","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":7,"forksCount":6,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-06-27T00:36:16.980Z"}}],"repositoryCount":9,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"upscale-project repositories"}